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1OKI AAP MicroCompiler Manual
OKl's AAP processor chips provide a great deal of computational power
in a small hardware package, and are particularly well suited to applications in
image processing and linear algebra. The AAP array processor is a small
system built around four of these chips, containing a 16 by 16 array of single-bit
processors. The array acts as a Single Instruction Multiple Data (SIMD)
machine, with all 256 processors executing approximately the same instruction
but on different data. With a clock rate of about 6 MHz, the system can sustain
about 1.5 Giga bit operations per second. Surrounding this processor array are
two 16 bit bus systems carrying data in and out of any side of the array, and
connecting the array to a pipelined, nibble-addressable data memory. A high
performance ADSP 1401 sequencer chip operating in parallel with the array
provides conventional sequential program execution, together with loop control,
conditional branching, subroutine calls, and interrupt servicing. Unfortunately,
using all this powerful parallelism requires that the user understand the function
of all the fields in the 88 bit-wide microcode word which controls the system.
The purpose of the MicroCompiler is to hide much of the programming
detail from the user, and to present a clean language for describing array
activity. To allow the user to write code which is maximally efficient, each line of
the AAP program is compiled into a single line of microcode. Unlike typical
micro-assemblers, however, the user can specify the actions to be taken on
each step using an expression-oriented language whose syntax is somewhat
similar to that of C. The compiler also provides a variety of higher level control
structures, with conditional execution, loop structures, and repeat macros.
The highly multiplexed control structure of the underlying hardware is at
least partially disguised in the language. To do this, the compiler converts the
users program into an intermediate internal form, then attempts to pack all the
user's requests into the available 88 bits. If this is impossible, the compiler
generates a detailed series of error messages explaining the conflicts and how
to avoid them. Unusual coding is also flagged, such as inputting values into the
array which are not used, or improper use of ripple carries.
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2There are other advantages to the compiler. Some microcode fields,
such as the length of the clock period, or the control over the tristate drivers on
the AAP pins, are filled in automatically by the compiler after careful analysis of
the code word. To manage loops most effectively, the compiler uses keyhole
optimization strategies, merging the loop setup and wrapup commands into the
surrounding microcode. A variety of data structures are also supported.
1. Using the Compiler
Source code should be entered into files using standard editors. Useful
subroutines that you may wish to use for multiple applications may be written
into their own files, and simply compiled along with the main program. The
filenames may be arbitrary, though the compiler tends to prefer filenames with
the extension ". aap", and will tend to output names with the extension ".ob j".
To compile your program, first start the compiler.
On a Macintosh: double click the aapcompile icon. The program will ask
for a UNIX command line. You may now type a list of input file names,
and also list various option switches. These are described below.
Alternatively, you may simply hit <Return>, and the program will prompt
you for each desired piece of information.
On UNIX or the IBM-PC: type the command name aapcompile and any
arguments on the command line as specified below. If no arguments are
specified on the command line, the compiler will prompt you for each
piece of information as follows:
a) The first question asks you to list all the input files, separated by spaces.
Source file names are expected to have no extension, or may have the
extension ". aap". If the file cannot be found under the name specified,
the compiler will try finding a file with the extension ". aap" appended to
the name.
b) Next it asks for the name of the output object file. If you hit <Retum>, the
compiler will use the default output name, which is formed by taking the
NL
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3name of the first input source file, stripping off the extension ".aap" (if
any), and adding the extension ". ob j".
c) Next the compiler asks if you wish to specify any options. Hitting
<Return> after each prompt will use the default option.
i) The first option is whether to run in supervisor mode or normal
mode. Supervisor mode should be used only for array operating
system code, and for subroutines which will be linked at a later time
with a main routine. In supervisor mode, the two instruction
preamble which is normally prepended to any code will be omitted,
and certain interlocks preventing potentially disastrous coding are
removed. Subroutines may be compiled in this mode only because
the critical two instruction preamble will be executed at the
beginning of the main routine; there is no need to execute this
preamble twice.
ii) Another option is whether all labels should be declared as global.
Normally, labels default to local, so that they can only be accessed
within the file in which they are defined. Do not force all labels to be
global unless you are sure that no two source files use the same
label name.
iii) The compiler can understand and output numerical values in
decimal, hexadecimal, octal, or binary notation. The output format
for numbers in the object file can be specified with the third option.
iv) Another option is whether the comments in the source file should be
compiled into the object file. Selecting this option makes it
somewhat easier to match lines in the object file with lines in the
source program. However, the code optimization strategy used by
the compiler will move code lines with respect to the comments, so
that often the comment in the object code will precede code which
used to be one or two lines before the comment in the source file.
v) Ordinarily, the compiler uses #absprog directives to specify the
addresses for code, or leaves this task to the linker or loader. The
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4fifth option allows the compiler to assign a default starting address
for the code in the program memory.
vi) Ordinarily, actual addresses for data are either fixed by #absdata
directives in the source program, or are assigned by the linker or
loader. The sixth option allows the compiler to assign a default
starting address for any data variables in data memory.
As mentioned earlier, all these questions can be avoided by specifying the
desired information on the command line with the following syntax:
aapcompile infilel nfile2 ... [options]
The options may be mixed in with the input file names, if desired. (On the
Macintosh, the command name aapcompile is typed by the program.)
Available option switches are:
-s choose supervisor mode
-g force all labels to be globals
-mh use hexadecimal mode in the object file
-md decimal mode
-mo octal mode
-mb binary mode
-c output comments to the object file
-p address specify the default starting address for code
-d address specify the default starting address for data
-o outfile specify the name of the output object file
(On the IBM-PC, a 'r may be used instead of '-' to flag an option.) All prompts
and all error messages may be saved in a given file by using the argument
>>filename to redirect stderr into the specified file. For example:
aapcompile LOWPASS GETIT -c -p 1000 -d 0x545 >> err
will compile files named LOWPASS. aap and GETIT . aap into an object file
named LOWPASS bj . Comments from the source file will be copied into the
object file. The cfrault starting address for the code will be 1000, and the
default starting address for the data will be hexadecimal 0x545. All error
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messages will be redirected into the file named err. (In UNIX, the syntax for
redirecting stderr may be different, depending on which shell you are using.)
Two separate compiler passes are used. The first pass reads through all
the input files, and builds a symbol table listing all code labels, data variables,
defined constants, and global variables. An intermediate stage of processing
checks the global label definitions from all the files, looking for inconsistent
definitions. The final pass outputs code, evaluates expressions using the
symbol table, and prints error messages. Error messages list the source file
and line number, indicate the guilty line with a '?' positioned not far beyond the
error, and explain the problem. (Sometimes the '?' may end up on the next
line). Messages beginning with "warning..." give warnings of unusual coding,
and can be ignored if the user is confident in the program. All other error
messages imply that the code is truly faulty, and that the corresponding line in
the object file output will be incorrect.
The output of the compiler is an object file defining the various lines of
microcode, and also defining selected locations in data memory. This is an
ASCII file, and may be read or printed. It may even be edited to add or modify
code. Ordinarily, all the object files forming the program should be processed
through either the aaplink or the aapload programs to resolve references to
labels. If the program only uses "backwards referencing" of labels (this means
that label definitions only depend on other labels which have been defined
earlier in the file) then the object file output can be entered directly into the
simulator. Data declarations, code labels, and microinstructions are tagged in
the object file with the source file and line number at which they were defined.
This can improve debugging enormously, and is used by the linker and
simulator for determining the scope of local variables.
2. The Architecture of the AAP Array Processor
Programming the AAP array processor requires intimate understanding
of the architecture of this highly parallel machine. In this section we review the
overall structure of the architecture. Several figures are included to illustrate the
overall board architecture, the wiring of the data busses and memory, the
internal processor architecture, and the internal sequencer architecture. These
I_ _ p_ 1^__1_ __I_
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6diagrams are critical to understanding the behavior of this system and the
structure of its language. More details may be found in the hardware manuals.
The AAP array is a 2 board system built around a 2 by 2 array of OKI AAP
chips, providing a 16 by 16 square grid of 256 single-bit processors. The clock
rate is about 6 MHz. Within each clock period, all the processors will execute
the same micro-instruction, though internal registers can slightly modify the
behavior of that instruction inside each processor. The architecture is thus in
the class of Single Instruction, Multiple Data (SIMD) machines. In each clock
period a processing element (PE) can read up to 2 bit values from 2 register
banks, compute an arbitrary function of 2 bits with carry, can save the result in
various registers, and can exchange 2 bits of data along 2 separate data path
systems linking adjacent processors. The first data path system provides an
interconnection with all 8 neighboring processors; the second only connects
processors vertically and is intended primarily for shifting data in and out of the
array. Fastest operation is achieved with bit-serial arithmetic on data available
either locally, or in a neighboring processor. However, bit-parallel arithmetic is
possible by ripple propagating carries from one processor to the left or down
neighbor. Also various broadcast modes are available to feed data to all
processors in parallel. The array is even capable of asynchronous ripple
computation modes, where values passed from an adjacent processor are
computed on by the ALU, then the result passed immediately to another next
processor. To accommodate these more complex operations, the clock period
is programmable. (Ordinarily, the appropriate clock period is chosen by the
compiler.)
The basic PE architecture is straightforward. Two register banks may be
accessed simultaneously: the An bank contains 32 bits, while the Bo bank
contains 64 bits. One input to the single-bit ALU always comes from the B[
bank. The other input can come from the AD bank, from the output of a
neighboring processor via data path 1, from the shift register DIO on data path
2, or from the RS routing selector flag attached to data path 1. The output of the
ALU may be stored in either or both register banks, in the RS or DIO flags,
and/or in a status flag called LF. It can also be routed through the output
multiplexer to neighboring chips.
__
IOKI Array Processor - Block Diagram
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Input from any of 8 neighboring processors may be routed from data path
1 into the ALU, saved directly in RS, or it may be directly forwarded to the PE
output to propagate directly to the next processor. This latter mode allows a
single bit value to ripple through a series of PE's in the specified direction.
Special bypass paths installed in the boundaries of the AAP chips can speed
propagation of data broadcast through the array from the external data path 1
pins. The slowest propagation mode has each PE route data input from a
neighbor through the ALU, to the output multiplexer, and then to the next
processor in the chain. This mode can be used to have each processor add a
value into a sum, then pass the new sum to the next processor which in turn
adds another value into it, and so on, producing the sum of many values in a
single (long) clock cycle.
Data path 2 operation is more straightforward. Data in the DIO registers
may be shifted up or down along this path by a distance of 1 PE per clock.
These registers may be loaded from the ALU output, or can be used as ALU
input. This data path system is intended for loading data into the array, 16 bits
at a time, from the external data memory.
The carry input to every ALU may be forced to 0 or to 1, it may come from
the C register bit, or it may come from the carry output from the PE to the right or
above. For processors on the top and right edges of the array, the carry input
may be specified instead by a one-bit field in the micro-code. Alternatively, 16
individual carry input bits along the top or the right side of the array can be
specified from either external bus, and the 16 carry outputs along the bottom or
the left side can be written to either bus.
The simplest ALU operations use a fixed carry input value of 0 or 1 in all
the PE's; this is suitable for logical operations on bits, or for simply moving data
through the ALU from one register to another. In order to perform operations on
integers composed of multiple bits, the array must either use several clock
cycles or several PE's. The simplest mode involves bit-serial computation.
Each PE holds all bits of each integer in successive storage locations in AD or
Bo. The low order bits are combined in the ALU, together with a fixed carry
input or 0 or 1. The carry output is saved in C. Next, successive bits of the
integers are processed through the ALU, and combined with the value of C,
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8producing a new sum bit and a new carry-out bit which is saved in C. To add
256 pairs of n-bit integers, giving 256 n+1 bit sums, would require n+1 cycles.
A more complicated arithmetic mode, called bit-parallel, distributes
successive bits of the integers in the same register address of adjacent PE's in
rows or columns of the array. To add sixteen pairs of 16-bit integers, stored for
example in bits 8[20] and bits A(31] of the 16 rows of the processors, each ALU
adds the corresponding bits together with a carry-in bit from the PE to the right.
It stores the sum bit locally, and ships the carry-out bit to the neighbor to the left.
The sum of these sixteen 16 integers is generated in a single (longer) clock
period.
The direction of data flow on data path 1 is usually determined for all
processors by a field in the micro-code word. However, two flags SL0O and SL1,
forming the SL register, can be loaded from the ALU to individually control
which of 4 neighbor output PE values will be read by this PE. Boundary flags
TRU, TRL, TRD, TRR in each chip must also be loaded to transfer data in the
appropriate direction across each data pin of the chip. This capability allows
the user to configure arbitrary data paths through the array. (This capability is
also quite dangerous, since it allows the user to construct oscillating
asynchronous loops, or propagation paths whose delay is substantially greater
than any clock period that the hardware supports.)
Normally, every PE does the same operation on the same registers, and
the only difference is the data they process. However, operation of the PE can
be modified by the value of a selected status (S) bit, either flag LF or register
bits B[2] through 8[7]. Whether or not this bit is a 0 or a 1 may be used to control
whether or not a BU register bit or the RS flag is loaded. It can also cause the
PE to modify what register may be combined with a B0 bit in the ALU. It also
conditions which value will be output by the processor on data path 1, and
whether the carry input will be taken from a neighbor or from the C register.
Normally, the compiler outputs a two instruction preamble to all object files
which initializes register bits B[2] to 0, and register bits B[3] to 1. This allows the
compiler to choose one of these bits as the S bit, and thereby force certain
operations to execute unconditionally. Normally, the compiler prevents the user
from modifying bits B[2] or B[3].
*
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Surrounding each 8 by 8 processor subarray on each OKI chip are four
boundary logic systems which interface the PE data paths and carries to the
chip's pin drivers. The DCU, DCL, DCD, and DCR pins on the Up, Left, Down,
and Right sides usually carry PE output values, or provide inputs to data path 1
input multiplexers in the PE's. The SDU and SDD pins on the Up and Down
sides connect to the DIO registers in adjacent processors on data path 2. Carry
input, CIR and CIU, and carry output, COL and COD, pins support the ripple
carry modes. This boundary logic can be programmed to support particular
data transfer modes, and can also be used to optionally multiplex the ripple
carry values on unused data pins. An important feature of these boundary
systems is that they can quickly forward the output of the top or bottom row, or
left or right column to the DC data output pins on the opposite side of the chip.
This greatly speeds broadcast of data through the array of chips. Flags SPU,
SPL, SPD, SPR in the boundary can conditionally modify this broadcast bypass
operation on a pin by pin basis.
The four OKI AAP chips are wired together to form a 16 by 16 grid of
processors. Surrounding this array are two major 16-bit bus systems, called
MARbus and MDRbus. These busses are used to connect together all sides of
the two data paths in the array, as well as pipeline registers in data memory,
and 16-bit constants supplied by the sequencer. These busses can be used for
a variety of purposes: carrying addresses and data between the processors and
data memory, wrapping data shifted out of one side of the array into the other
side, moving constants from microcode memory into the processor array, and so
forth.
Each PE in the array has 32 bits of storage in an A register bank, and 64
bits of storage in a B register bank. External data storage is also available in a
separate data memory system. To support bit-serial arithmetic on overlapping
portions of an image or data array, the data memory is nibble addressable - it
can read or write 16 bits starting at any even 4 bit boundary. The top 4 bits of
the 20 bit address are taken from a page register called PGreg, while the bottom
16 bits can be specified either by the Memory Address Register (MAR), or by the
constant in micro-code memory. A Memory Data Register (MDR) is used to hold
data to be written into memory, or that has been read from memory. The MAR
and PGreg registers may be loaded from the MARbus and MAR can drive that
Il__fl_____lll___llI --- 
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bus. The MDR register may be loaded from or may drive the MDRbus. PGreg
can drive MDRbus.
Three clock cycles are needed to read a single data memory value: first
load MAR with the address, then read the value into MDR, then move the result
into the processor array. Best performance is achieved by treating the MAR,
MDR, and PGreg registers as pipeline registers. Typically, the processor array
will use bit-parallel arithmetic to generate sixteen different 16-bit addresses in
the sixteen rows or columns of the array. On each clock tick, an address will be
shifted out of the array over the MARbus to MAR, the memory value at the
previous address will be read into MDR, and the data element fetched
previously will be transferred over MDRbus back into the array. In this way 16
values can be read from memory in only 18 clock periods. Similarly, 16 values
can be written in 17 clock periods.
Horizontal micro-code is used to program this machine. The micro-code
memory is 88 bits wide. In the object file, each code word is broken down into a
smaller number of fields, each of which is represented by a mnemonic code.
Different fields control different aspects of the system behavior on each clock
period - some control the sequencer, some control the processor array, some
control the data busses, some control the data memory, and the last 16 bits are
a micro-constant field which can be used to drive either data bus, to provide the
low 16 bits of the memory address, or to drive the sequencer data input bus.
User instructions in the source files are translated by the compiler into
appropriate field definitions in the microcode words. Fields controlling
capabilities that are not used in a given instruction are deliberately left
undefined by the compiler. This allows the simulator to do more accurate error
checking.
An ADSP 1401 micro-sequencer is used to control the sequence of
micro-code instructions to be executed. This sequencer supports 4 internal
counters for loop control, and has a 64 element stack. Part of this stack is used
for subroutine nesting, and the rest is used as a "register stack" holding jump
addresses and count values. Two register stack pointers are available: gsp
(global register stack pointer), and Isp (local register stack pointer). This chip is
also capable of extensive interrupt support, with 8 possible external interrupts, a
stack overflow interrupt (level 9), and a counter overflow interrupt (level 0). Of
I
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these, the hardware supports a breakpoint interrupt triggered by a bit in the
micro-code'word (level 7), and a host micro-interrupt (level 8) triggered by the
HulntR flag in the host interface. The compiler supports the entire instruction set
of this chip, although features associated with the interrupt system can only be
accessed through the sequencer( call, which will cause error messages to be
generated unless the code is compiled in supervisor mode.
Four different clock period lengths are supported by the hardware. The
compiler uses a series of heuristics to choose an appropriate clock period.
Because its choice is sometimes conservative, the user can override it with the
clock( call. The fastest clock period is selected for most code lines. The
second fastest clock period is selected for operations using bypass paths to
broadcast data through the array, and for bit-parallel arithmetic. The third
fastest period is intended for asynchronous ripple operations. The slowest
clock period is intended for operations using the programmable data shift
directions, and for asynchronous propagation of values through the ALU's in
multiple PE's, possibly combined with bit-parallel arithmetic.
Three host interface flags are also supported by the compiler. Tests of
the HFIagO communications flip flop can control program execution. The HlntR
flag can be set or cleared; on the hardware this requests an interrupt of the host.
Also the HulntR flag can be cleared; this is set by the host to force a micro-
interrupt of the 1401 sequencer.
3. Sample Programs
The easiest way to understand a new programming language is to study
some example programs. The following code fragment, for example, assumes
that each of the 256 processors is loaded with two 4-bit positive numbers. One
number is loaded in bits 8 through 11 of register bank A, and the other in bits 31
through 34 of register bank B. By convention, we store the least significant bit in
the lowest address. To add these numbers bit-serially, giving a 5-bit result in
bits 31 through 35 of register bank B, we could use the following code fragment:
/* This code computes B[31:35] = A[8:11] + B[31:34] */
B[31] = A[8] + B[31], C=CO;
B[32] = A[9] + B[32] + C, C=CO;
_I.^I1II1 Ip-·CIPLIIIIIII ·I-- - -
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B[33] = A(10] + B[33] + C, C=CO;
B[341 A[11] + B34] + C, C=CO;
B 35] - C;
Comments are enclosed between "/*" and "*/". The first code line adds the least
significant bit 8 from register bank A plus bit 31 of register bank B, and stores
the result back into B[31]. The carry output, CO, is saved in the carry register C.
Note that clauses to be executed simultaneously as part of the same
microinstruction are separated by commas, ',', while different code words are
separated by semi-colons, ';'.The next code line adds bit 9 from A plus bit 32
from B plus the carry C from the previous step. The sum bit is stored back into
B[32], while the carry output is stored into C. The next two steps add the next
higher bits of the two numbers, plus the carries from the previous stages, saving
the sum bit in the B register bank and the carry in C. Finally, the carry out from
the fourth addition is saved in B[35]. Each of these operations is scheduled by
the compiler to run at the fastest possible clock rate. At the end of 5 clock ticks,
therefore, the array will have added 256 different pairs of 4 bit numbers.
A variation on the above program would be for each processor to add its
own 4 bit number in B[31:34] to the 4 bit number in bits 8 through 11 of the A
register located in the processor above. This will require transferring the AO
data down data path 1, while simultaneously adding the data arriving from
above into BO:
/* This code computes B31:35] = AU] [8:11]+B[31:34] */
B[31] = B[31] + AU] [8], C=CO, DCU=DCD;
B[32] - B(32] + A[U] [9] + C, CCO, DCU=DCD;
B[33] B[33] + A[U] [10] + C, CCO, DCU=DCD;
B[34] = B[34] + A[U] [11] + C, CCO, DCUDCD;
B[35] - C;
Once again the program starts with a descriptive comment. The first code line
sums together the two least significant bits of the two numbers, saving the sum
bit in the B[] register, and the carry bit in C. The notation A [ U] [ 8 ] refers to bit 8
of the A register bank in the processor located in the up () direction. The top
row of processors acts differently; it will add to B[31] whatever bit it receives from
the upper data path 1 pins DCU. Similarly, the bottom row of processors sends
its output to the lower data path 1 pins DCD. The notation 'DCU=DCD' uses
13
one of the busses (the compiler chooses one) to send the output from DCD into
the input pihs DCU. As a result, the top row of processors adds B[31] together
with A[81 from the bottom row of processors. The second through fourth code
lines sum together successively higher order bits of the two numbers, and the
last line saves the final carry in 8[35]. All of these operations are scheduled to
run at the fastest possible clock period.
To illustrate bit-parallel arithmetic, suppose that we have loaded two sets
of sixteen different 16-bit numbers into the sixteen rows of the array. The rows
and columns of the array are numbered 0 through 15, with the top row and right
column labeled 0, and the bottom row and left column labeled 15. Let us also
number the bits in each integer with bit 0 being the least significant bit, and bit
15 the most significant. Suppose the first set of numbers has been loaded into
bit B[8] of the processors, with bit k of each integer located in the processors in
column k. (The least significant bits are in the rightmost column, and the most
significant bits are in the leftmost column.) Suppose the second set of numbers
has been similarly loaded into bit A[10] of the processors. To add the two sets
of sixteen 16-bit numbers and put the results back into B[8] requires only one
instruction:
b[8] = a[10] + b8] + cir, cin=O;
The processors in the kth column add together the kth bits from the numbers in
A[10] and B[8] plus a carry input, CIR, from the processor to the right. The sum
bit is saved back into B[8], while the carry output is forwarded to the processor to
the left. The carry inputs for the processors in the rightmost column, CIN, are all
set to 0. Because ripple carry propagation is slow, the compiler schedules the
second fastest clock period for this operation.
It is worth noting several facts about the language from these examples.
Keywords such as 'A' or'B' or'C IN' are case insensitive; they can be capitalized
or not at the users discretion. ALU operations are somewhat limited in scope.
There are 16 possible operations, but they must combine bits from different
register banks. Binary operations must take one bit from the B register bank; the
other bit may come from the A bank, or from the auxiliary registers RS or DIO, or
it may come through the data path 1 input multiplexer from an adjacent
processor.
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Two types of conditional execution of commands are available. The
sequencer can conditionally jump or call subroutines or do other operations
based on the value of the Memory Data Register, MDR, or the host interface flag
HflagO. Also, each of the 256 individual processors may modify a given
instruction on the basis of the value in its LF register, or bits B[4] through B[7].
For example, the following code fragment jumps to the code address given by
label "ALLSET" if every bit 8B9] in every processor is set to 0:
F F[U] I B[9], DCU = OxOOOO, MDR = DCD;
if(!mdror) goto(ALLSET);
The keyword F refers to the output of each processor's ALU. The first line
instructs each processor to OR the bit output from the above processor's ALU
together with bit B[9]. The top row of 16 processors are each given input value
0 through the DCU upper data path 1 pins. The final outputs from the last row of
processors come from the DCD lower data path 1 pins and are stored into the
MDR register. The compiler schedules the data transfers into DCU and into
MDR over the available busses, and uses the third fastest clock period to allow
for the propagation delay through each column of 16 ALU's. The output of each
column of processors will be the OR of all bits B[9] in that column. If any bits in
MDR were 1, then condition 'mdror' would be true on the next instruction. The
code in the second line goes to label ALLSET if condition 'mdror' is not true, i.e.
if no B[9] bits in the array were set.
To illustrate conditional AAP computation, the following code directs
each processor in the array to compute the minimum of two 4-bit two's
complement numbers. Suppose the numbers are stored originally in bits 17
through 20 of register A and bits 55 through 58 of register B. We first subtract
the numbers, giving a 5-bit result. We throw away the sum bits and retain only
the sign bit in the status flag LF. We then conditionally copy the value in A into
the B register if the sign bit is zero:
/* First subtract the numbers, keep the sign bit */
F = B[55] - A17] + 1, C=CO;
#repeat k=1:3
F = B[k+55] - A[k+17] + C, C=CO;
#end
LF = B[58] - A[20] + C; /* sign extension for the MSB*/
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/* Conditionally copy A[] if it is smaller */
#repeat k=O:3
if(!LF) (B[k+55] = Ak+17]};
#end
Note that the AAP array can subtract numbers in AD, RS, DIO, or coming from
the input multiplexer from numbers in Bo, but not vice versa. (The carry outputs
are not defined correctly for other operations). We start by subtracting the least
significant bit of the A[] number from the least significant bit of Bo, adding an
initial carry input of 1 to ensure correct two's complement subtraction. The sum
bit is discarded, but the carry output is saved in C. Next comes a #repeat
macro. This language construct inserts three copies of the code between the
#repeat and the #end, with the symbol k set to values 1, 2 and then 3. The 3
instructions thus subtract A[18] from B[56], A[19] from B[57], and A[20] from
B[58]. In each case, the sum bit is discarded and the carry is saved in C.
Finally, we compute the fifth bit of the result and store it in the status flag LF.
Because the input numbers are two's complement, bits A[20] and B[58] are the
sign bits for the inputs. To properly compute the Most Significant Bit (MSB), we
must sign-extend the numbers before subtracting. We do this by subtracting
A[20] from B[58] again, adding the saved carry, and putting the computed sign
bit in LF. If LF is 1, then the number in Bn is smaller than that in A[, and should
be left undisturbed. If LF is 0, then the number in B0 is larger than that in AD,
and should be replaced. This is done in the final #repeat...#end macro. Four
copies of the instruction inside the macro are compiled, with symbol k replaced
by values 0, 1, 2, and then 3. These instructions conditionally copy the
successive bits of the AD value into B0 provided that LF is 0. The complete code
fragment is 9 instructions long, with each instruction scheduled to operate at the
fastest clock period.
Finally, we illustrate a complete program to read sixteen 16-bit values
from data memory, then compute a running sum of the numbers using bit-
parallel arithmetic, and finally write the sums back into data memory in reverse
order:
/* The input and output data arrays */
#absdata 200
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short INPUT[16] = {
1, 2, 3, 4,
5, 6, 7, 8,
-8, -7 -6, -5,
-4, -3, -2, -.
short OUTPUT[16];
/* Define the address offset between 16 bit elements in
memory */
define OFFSET = 16/4;
/* Generate sixteen 16-bit addresses for the elements of
INPUT in B] */
Start::
PGreg = 0;
B[0] = broadcast[U] (OFFSET);
A[0]=B[0]=B[0]+F(U]+CIR, CIN0O, DCU-INPUT-OFFSET;
/* Shift out the addresses into MAR, read memory into
MDR, shift the data into the DIO registers via the SDD
pins */
A[C] = AD] 0], MAR = DCD DCU;
A[O] = AD] [0], MAR = DCD = DCU, MDR MEM[MAR];
loop(14) {
A[O] = A[D] 0], MAR = DCD = J, MDR=MEM[MAR],
DIO = DIO(D], SDD = MDR;
MDR = MEM[MAR], DIO = DIO[D], SDD = MDR;
DIO = DIO[D], SDD = MDR;
/* Copy the data into B[10], then do a bit-parallel
ripple sum */
B[10] DIO;
DIO=B(10]= B[10] + F[U] + CIR, CIN=0O, DCU=0x0000;
/* Advance the 16 addresses in A[0] to point to the
OUTPUT[] array */
A[0]=B[0]+broadcastD] (OUTPUT-INPUT)+CIR, CIN=O;
I
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/* Shift the addresses up and out to MAR, shift the data
down and out to MDR, and write into memory in reverse
order* /
A[O] = A[D] [O], MAR = DCU, DIO = DIO[U], MDR = SDD;
loop(15) 
A[O] = A[D] [0], MAR=DCU, DIO=DIO[U], MDR=SDD,
mem[MAR] = MDR;
mem[MAR] = MDR;
stop;
The program starts by defining two 16-element data arrays, named.
INPUT and OUTPUT. Both arrays are defined to contain data of type short, or
in other words, each element is a 16-bit value occupying 4 nibbles of memory.
The values in the INPUT array are initialized to the given list of expressions, the
values of OUTPUT[] are left uninitialized. The #absdata directive specifies that
INPUTO should be located at address 200 in data memory. The address of
OUTPUT will be 200+16*4=264.
Next comes a define which declares the label OFFSET to have value
equal to the expression 16/4 = 4. This is the spacing between successive
elements of the INPUT and OUTPUT arrays. Labels INPUT, OUTPUT, and
OFFSET are all "locals", and are only defined inside the file containing this
code.
Now comes the code. A global label named Start marks the first
instruction. (The double colon marks this as a global label which can be used
by code in any file linked with this one.) Just before the first code line, the
compiler will insert a 2 instruction preamble which initializes register bits B[2]=0
and B(3]=1 in all processors. (These values are used by the compiler to
construct certain operations.) The first line of code sets the page register PGreg
to 0; this sets up the memory to access the zeroth page of 64K nibbles. The
next few lines construct sixteen 16-bit addresses in successive rows of the
array, in bit A[0] with a copy in B[0]. What we want is the number 200 in row
zero, 204 in row one, 208 in row two, and so forth. To do this quickly, we
broadcast the 16-bit constant OFFSET (equal to 4) from above, going down the
columns of the array. The processors in the kth column store the kth bit of
_111_·____1___^_·_·I_ .-111111---
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OFFSET in B{0]. The compiler assigns the second fastest clock period to this
instruction. The next line of code is a bit-parallel ripple summation. The 16-bit
constant INPUT-OFFSET is entered into the top of the array. Each row of the
array takes the running sum bit computed by the processor above, adds it to
B[0] and the carry rippling from the right, and sends the sum bit into B(O] and
A[0] and to the processor below. The carry output ripples to the left. The
rightmost column of processors are fed carry input CIN=O. To allow for data and
carry propagation, the compiler assigns the slowest clock period. At the end of
the instruction, the sixteen desired addresses will be loaded in successive rows
of the array in B[0] and A[0].
The next 18 cycles are spent reading the elements of INPUTa into the
AAP array. First, each processor reads the A[01 bit from the processor below
and saves it into A[0]. The contents of A[0] from the top row of processors are
output over DCU and are saved in the Memory Address Register, MAR. They
are also input back into the lower data pins DCD and are saved in bit A[O] of the
lowest row of processors. In effect, the rows of addresses have rotated up one
row, with the first address fed into MAR. On the next instruction, the addresses
are rotated up the array again, and the 16 bits of data at the memory location
specified by the first address in MAR and on the page in PGreg is loaded into
MDR. The second address ends up in MAR. Next comes a sequencer
controlled loop which repeats the following single instruction 14 times. (Note
that unlike a #repeat macro which would expand the loop into 14 separate
instructions, a loop() construct uses the sequencer to repeatedly execute a
single copy of the instructions.) Each time this instruction is executed, the
addresses in A[0O] are rotated up one row, with the next address going into MAR.
Data at the previous address is read from data memory into MDR, and the data
read on the previous cycle is shifted into the lower data path 2 pins, SDD, and
into the DI00 registers. Each DIO register is loaded with the contents of the DI00
register in the processor below (the D direction), thereby shifting the DIO
registers up one row.
After a total of 16 cycles, all the addresses have been output to the MAR
register, and they have rotated through the entire array, ending up back in the
rows they started in. The last address is in MAR, the second to last datum is in
MDR, and the first 14 data elements from INPUT have been shifted up the DIO
registers. To wrap up, the code reads the last data element from memory and
shifts the second to last element up into DIO. The next line of code shifts the last
data element into the DIO registers.
Next we compute the running sum of the sixteen data items. First
everyone copies DIO into B[10]. Next an asynchronous ripple summation is
performed with bit-parallel arithmetic. The top row of processors is fed 0, adds
to it the data bit B[(10, plus the carry ripple from the right, and saves the sum bit
in B[10] and DIO and sends it to the processor below. The carry output goes to
the left. Each successive row of processors takes the sum from the processor
above, adds in its data bit B(10], plus a carry in from the right, saves the sum bit
in B[10] and DIO and ships it down the array. The rightmost column of
processors is given carry input 0. After this single instruction, which is set to run
at the slowest clock period, each row of DIO contains the sum of all the rows
above of the old contents of B[10]. In particular, given the data in INPUT, the
last row will contain all zeroes.
Finally, we write the data back to OUTPUTI[. First we generate 16 output
addresses in A(0] by broadcasting the 16-bit constant OUTPUT-INPUT up the
columns of the array and adding it to the input addresses in B[(0] using bit-
parallel arithmetic, and saving the result in A[0].
The next 17 cycles write the sums in DIO back into data memory in
reverse order. First we rotate up the addresses in A[0], putting the top row into
MAR. We also shift down the data in DIO, putting the bottom sum into MDR. We
then use a sequencer-controlled loop to repeat the next instruction 15 times.
This loop repeatedly rotates the addresses in A[0] up into MAR, shifts the data in
DIO down into MDR, and writes the previous data in MDR into the previous
address from MAR. When the loop is done, we finish by writing the last data
item into the last address. Finally, the stop command causes the array to halt.
These examples have served to introduce virtually all the features of the
AAP programming anguage. The following sections offer a more complete
description of all the language features, and also explain in detail restrictions on
the programming the AAP array.
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4. Overall Source Program Str ture
A program for the AAP is corn sed of a sequence of statements
ordering particular actions from the array, or configuring the arrangement of
data or code within the array. Several types of statements are used in a
program:
data declaration - define data arrays, constants, or globals
code label - label for use in goto() or call() statements
compiler directive - set program or data counter, include files
code statement - create a single microinstruction
Compiler directives are line oriented, in the sense that they end at the next
newline. Other statements typically terminate with a semi-colon ';' and may be
split across multiple lines. For best error reporting, however, it is best to try to
put one statement per line.
5. Comments
Comments should be sprinkled liberally throughout the program; without
them, AAP programs tend to be difficult to understand. Comments are enclosed
by "/*" and "'/" sequences and do not nest. Thus:
/* This is a comment /* and so is this */ but this is
interpreted as code */
6 Data Declarations
6.1. Nibble, Byte, Tribble, Short
There are several different types of data declaration statements.
Keywords nibble, byte, tribble, and short are used to declare data
variables or data arrays in data memory. For example:
nibble this;
byte that[5];
tribble which[] = {this+5, that+9, 0x56};
short when[3] = {
&
I I
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1,2,3
byte one = 2;
The nibble declaration defines this as a variable in memory occupying one
nibble (4 bits). The byte declaration defines thato as an array of 5 bytes, each
occupying 2 nibbles (8 bits). that0 begins at the next address after this. The
tribble declaration defines which[] as a data array of tribbles, each
containing 3 nibbles (12 bits). The length of the array is left blank; instead, a list
of initial values for the elements in the array is provided after an "=", enclosed in
braces and separated by commas. In this case, the array is found to have
length 3. The elements in the array can be formed from arbitrary expressions
containing numbers and labels combined with unary and binary operators, and
grouped by nested parentheses. The short declaration defines wheno as an
array of 3 elements, each composed of 4 nibbles (16 bits). The length of the
array is specified, and also initial values for the array elements are listed in the
braces following the "=". In this case, the array length must match the number of
elements in the braces. Finally, the last byte declaration defines one as a
variable occupying a single byte (8 bits), with initial value of 2. If variable this
is placed by the compiler or linker at data memory address 100, then that[] will
start at 101, which at 1 1 1, when at 120, and one at 132. Note that only a single
variable can be declared with each statement.
6.2. Define
The define command can be used to declare labels with value equal to a
given expression. For example:
define thisone = 0x56/3 + wowee;
declares the label thisone to be equal to the hexadecimal number 0x56
divided by 3, plus the value of label wowee. The difference between define
labels and, for example, nibble labels, is that the former simply become entries
in the compiler's symbol table, while the latter are actually allocated storage in
data memory.
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6.3. Local vs. Global
Normally, the labels created by nibble, byte, tribble, short, define, or by
use as code labels, are treated as "locals" and can only be used within the file
containing them. Thus if multiple files are compiled together into a single object
file, they may all use the same local names without conflict. (The loader, linker,
and simulator are all careful to preserve the source file name in which the label
was defined, and can therefore distinguish different local labels with the same
name, even when they are mixed into a single object file). A single file may
contain only one definition of a local variable.
To create labels whose value or location can be used by routines in other
files, they should be declared in the usual way, but should also be listed in a
global command. For example:
global thisone, which;
declares the labels thisone and which to be globals. Global labels may be
defined in multiple files that are linked together, but all the definitions must be
identical. When compiling multiple files, if the same name is used as a local in
one file and also as a global in another, then references to the name in the first
file will be directed to the local definition, but references to the name in other
files will refer to the global name.
The compiler will assume that label names which are used in
expressions but which are not defined in any of the input files are globals. The
expressions are copied into the object file output, so that the linker can resolve
the reference.
7. Compiler directives - #absdata, #absprog, #align, #Include
Compiler directives are special in the sense that they do not compile into
code or data or even symbol table entries, but instead provide special directions
to the compiler. For example, data variables are normally assigned to
sequential locations in data memory by either the compiler or the linker. This is
handled through an internal "data memory counter", which advances
sequentially through the data memory as variables are assigned. The
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#absdata directive, however, can change the value of the data memory counter
to any given value:
#absdata expression
This directive can take an arbitrary expression value as its argument. Despite
this directive, the compiler will always treats data variable addresses as
undefined. It will pass any expressions involving data variables through the
object file to the linker, which will assign addresses to the variables and also
resolve any references to them in expressions.
In a similar way, a program counter is sequentially advanced through
program memory as microinstructions are compiled. The value of this program
counter, and thus the address of the next microinstruction, can be changed by
the #absprog directive:
#absprog expression
Again, an arbitrary expression may be used as the argument. Like data
variables, the compiler always treats code labels as undefined, and lets the
linker worry about resolving references to them, even if the starting address has
been specified by absprog. (This strategy frees the compiler to move code
around in an optimization phase, if necessary.)
Note that the initial starting address of either data or code can be
overridden by the linker. #absdata directives located after the first data
variable, and #absprog directives after the first code label or microcode word,
however, will be obeyed by the linker regardless of the options specified to the
linker.
Occasionally, it is useful to force the next data variable to begin at an
even byte, tribble, or short boundary in data memory. For example, the host
computer is only able to access data memory on byte boundaries. It's therefore
a good idea to keep variables which the host may wish to use on a byte
boundary. The #align directive will advance the data memory pointer, if
necessary, so that the next variable is on the appropriate boundary:
#align nibble
#align byte
#align tribble
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#align. short
The first directive does nothing, and is included for symmetry. The others force
the next data variable to start at an address which is an integer multiple of 2, 3,
or 4 respectively.
Others files may be included in the compilation with the #include
directive:
#include "filename"
#include 'filename'
The source file to be included is listed after the #include keyword, and should
be enclosed in either single or double quotes. In the object file, any data, code
labels, or instructions compiled from the included file are tagged as having
been defined in the original source file at the line number of the #include.
Thus local labels defined or referred to within the included file are treated as
belonging to the original source file. #include files can in turn recursively
#include other files, nesting up to 16 levels deep.
8. Code Labels
Code labels may be defined at any point between statements by simply
entering the label name followed by either a single colon or a double colon:
alabel:
another::
code...
This defines the name alabel as a local code label, and another as a global
code label. (The double colon is a shortcut to avoid having to list the label
within a global statement.) The value of the label is the current value of the
program counter. For technical reasons having to do with code optimization
strategies, the compiler always treats code labels as being undefined.
Expressions using code labels, for example in goto() or call() commands, are
left for the linker to resolve.
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9. Expressions
9.1. Label Names
There are four different types of labels: data variables, defined constants,
code labels, and #repeat macro variables. Label names must start with an
alphabetical character A-Z, a-z, '$' or '_', and may contain any alphanumerical
character A-Z, a-z, 0-9, '$', or'_'. Unlike keywords, upper and lower case letters
in labels are significant. Label names may be up to 128 characters long.
The special label . t is used to refer to the current program counter.
Thus, for example:
#absprog 1000
goto(.+10);
will execute a jump to code address 1010.
Names which would be recognized as compiler keywords may not be
used as labels. This includes all of the following ("x" is included in the list only
because the simulator uses this name to represent undefined values):
a
broadcast
cir
col
dcr
dr
loopexit
mdrand
byte
ciu
continue
dcu
lsp
mdrbus
b
c
clock
counter
d
define
else
f
global
hflagO
id
1
mar
mdror
nibble
branch
call
co
dcd
dio
goto
hintr
idle
if
marbus
mdrsign
break
cin
cod
dcl
dl
gsp
huintr
if
loop
mdr
mem
sl ____1-----·I_----- ·----C· ---- --III1IIIII---
pgreg
rel
rsppush
sdu
sl
ssp
tribble
ul
Numbers used inside
decimal:
hexadecimal:
octal:
binary:
pop
return
sequencer
slO
stack
push
rs
short
sll
rsp
sign
sp
stop
u r
expressions may have any of the following forms:-
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Ox3Fc
0127
b0110110110001001
Either upper case or lower case letters A-F or a-f may be used inside
hexadecimal numbers.
9.3. Expression Operators
Expressions may be used in numerous places in AAP programs. For
example, #absdata and #absprog directives take an expression argument to
specify a new data or program counter value. A and BO register addresses in
the AAP array must be specified with expressions. 16 bits of the 88 bit-wide
microcode word are dedicated to holding a 16 bit constant. This "iconstant"
can be used as input to the sequencer, as input to one of the busses, or as the
low 16 bits of the data memory address, and it is defined by an expression.
Expressions are formed from labels and numbers combined with unary
or binary operators, with the ordering of the operators determined by nested
parentheses and by a priority ordering scheme. The available operators and
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od
pc
rsppop
sdd
skip
sr
tr
U
x
9.2. Numbers
111 --
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priority levels are modeled after the C language, with some additions and
deletions. The unary operators are:
negate:
one's complement:
plus:
-45 + (-wowee)
-0b101
-45
(has value Ob010)
Binary operators are:
add:
subtract:
multiply:
divide:
modulo:
(produces
AND:
NAND:
OR:
NOR:
XOR:
XNOR:
Left shift:
Right shift:
45 + wowee
45 - wowee
45 * wowee
45 / wowee
45 % wowee
a residue between 0 and wowee-1)
OxCF
OxCF
OxCF
OxCF
OxCF
OxCF
& wowee
!& wowee
I wowee
!I wowee
^ wowee
!^ wowee
wowee << 3
wowee >> 3
Parentheses may be used to combine terms in a desired order. Without
parentheses, operators are applied in an order determined by their priority
level. Higher level operators are applied first; within the same priority level
operators are applied left to right. Operator priority is similar to that in C:
Highest:
Next:
next:
next:
next:
unary operators:
* /, %
-, + _
_·- I . _·_ I~_ I _I^ 
_ ____I___ _ IIP1_^·____ll___^__·_C^
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next: -- , !^
next: i, ! I
Thus the following expressions have the following values:
3 + 4 * 5 = 3 + (4 * 5) - 23
3 5 ^ = 3 (5 ^ ) = 7
3 * -4 + 9 / 3 = (3 * (-4)) + (9 / 3) = -9
9.4. Expression Evaluation in the Compiler vs. the Linker
Certain technical considerations are useful to keep in mind to understand
the compiler's treatment of expressions. When parsing an expression, the
compiler builds up two parallel versions of the expression value. One is simply
an ASCII representation of the expression with the spacing modified and with
some symbol substitution. The other is the actual numerical value of the
expression. If the values of all the labels in the expression are defined, then the
compiler will insert the numerical value of the expression into the object file.
Otherwise, it will simply insert the ASCII representation, and let the linker or
simulator resolve the expression.
This strategy works well for the value of the microconstant field in the
microcode word. Unfortunately, other fields which are defined by expressions,
such as addresses of AD or B8 register bits in the AAP chips, or counter[] or
register stack indices in the sequencer, must be numerically evaluated by the
compiler and cannot be left to the linker. No code labels, data variables, or
references to the program counter'.' may be used in these expressions
because these are all treated as undefined by the compiler. These expressions
must only involve numbers or defined constants whose values are defined
within the files being compiled. Furthermore, beware that the values of these
expressions must be known by the time the compiler parses the expression on
the second pass. This limits the degree of "forward referencing" that can be
done. Consider, for example:
B[label2] = 0;
define labell = label2 - 1;
define label2 = label3 - 1;
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define label3 = 20;
A[labell] = 0;
Allabel2] = 1;
Allabel3] = i;
define label4 = label3;
The definition of label3 is immediate. The definition of label4 uses
backwards referencing since it refers only to labels which have been defined
earlier in the file. The definitions of labell and label2 use forward
referencing, since they are defined in terms of labels which have are defined
later in the file. The first pass of the compiler will define the values of label3
and label4. On the second pass, the compiler will flag the first line with an
error message because labe12 i still undefined. After parsing the first 4 lines
on the second pass, however, the compiler will have defined the values of both
label2 and label3. Therefore, the reference A[labell will be flagged as an
error, but the other two assignments to A [ label2 ] and A[label3] will be
compiled correctly.
Note that the linker can resolve any degree of forward referencing
because it iteratively processes the object files until no more expressions can
be evaluated.
10. Code Statements
Code statements are formed of clauses, separated by commas. The end
of the statement is indicated by a semi-colon ';'. All the clauses specified in a
single statement are coded into a single micro-instruction word, and will be
executed in parallel. Some clauses determine actions to be taken by the 256
single-bit processors. Others determine actions to be taken by the ADSP 1401
micro-sequencer.
10.1. AAP instruction clauses - F-expressions
AAP array code clauses declare which registers are loaded, and what
the ALU will compute. It is important to keep in mind that all 256 bit-serial
processor will execute exactly the same operation on each cycle, except for
_(·_r e --11~.· 1 -I·I·-1-~
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clauses which are conditioned on the value of the RS flag or on one of the
status flags.
Let us review the basic register bits within each Processor Element (PE).
Each PE contains two banks of register bits: the A register (32 bits) and the B
register (64 bits). These bits can only be loaded with the output of the ALU. Bits
B[2] and B[3] are reserved for use by the compiler (it sets B[2]=0 and B[3]=1).
Bits B[4] through B[7] may be used as status bits to condition the execution of
certain actions. Flag LF can also be used as a status bit; it can be loaded with
the ALU output. Flag D10 is used for shifting data vertically along data path 2.
Data in the DIO registers may be shifted up or down the columns, or the DI0
registers may be loaded with the ALU outputs. Flag RS is located on data path
1, and may be loaded through the input multiplexer with any of the neighboring
processor's outputs, or with this processor's ALU output. Flag RS is useful for
shifting data along data path 1, but is also used for conditionally directing which
operand will be combined with a B[ register bit in the ALU. The carry flag C can
be loaded with the carry output from the ALU. Finally, flags SLO and SL1 can
be loaded from the ALU output, and can be used to individually program the
shift direction on data path 1 in each processor.
The most important AAP clauses determine what the ALU will compute,
and which registers will be loaded with the result. For example:
A[5] = B[7] = DIO = RS = LF = C = SLO = A[5] B[7] + 1
will compute the XOR of bits A[5] and B[7], add a carry input of 1 to this, then
store the one bit result in all the registers listed on the left hand sides of the
equates "=". The right hand side of the equation, which we will call an
<F-expression>, can take a variety of forms, which will be described later.
Programming arithmetic on the array is complicated by several features.
First of all, if two bits are to be combined in the ALU, then one must come from
the B0 register bank (the <Bterm>). The other may come from the AO bank, from
RS, DI0, or from the input multiplexer on data path 1 (these are all referred to as
<Aterm>'s). Also, since there is only one microcode address field for the An
register bank and one field for the B[] register bank, if the ALU is combining Aa
and/or B[ bits, and its output is to be saved back in AD or Bn, it must be written at
51
- B
c.
elcE
0 C
s oi
890
_
o 3o
I a
-
Oa8 a a
o .
Lo
E-
co
a.sl 0
I'
0 O
-
N m
U
II ___ 1·1_4_ __·^_·1·1-1·11··11· -- -11 111111111--
I
en
_ __
I
·a-
31
the same-address as the operands. This means that you cannot simply copy
one bit in Bo to another bit in BO; only one Bo address can be specified per field.
You must copy the B[] bit someplace else first, say into RS or A[], and then move
it into the destination in B[] in a second instruction. Another complicating feature
is that since the processors only work on a pair of bits, the user must explicitly
specify how the input and output carries should be managed. Also, data cannot
be moved between most registers except through the ALU. Thus loading A[],
B[, LF, SLO, or SL1 always invokes the ALU to compute the right hand side of
the equate. RS and DIO and the output OD, on the other hand, can sometimes
be loaded directly with the input or with other quantities without tying up the
ALU. Other complexities will be mentioned as we get to them.
There are many possible forms which the compiler will accept for
describing an <F-expression>. It is easiest to describe the allowable structures
using Bacchus-Normal Form (BNF) notation. The following description defines
an <F-expression> as being composed of an <Aterm> and/or a <Bterm>,
possibly combined with a binary operator <bop>, and possibly with a
<CARRYterm> added at the end:
<Fexpression> := F
or <Aterm>
or <Bterm>
or <CARRYterm>
or <Aterm> <bop> <Bterm>
or <Bterm> <bop> <Aterm>
or <Aterm> + <CARRYterm>
or <Bterm> + <CARRYterm>
or <Aterm> <bop> <Bterm> + <CARRYterm>
or <Bterm> <bop> <Aterm> + <CARRYterm>
The simplest form is the symbol F, which implies that the registers on the left of
the "=" should be loaded with the ALU output, and that another clause in this
code word will determine the ALU operation with another <F-expression>. For
example:
A[5] = F, F = B[3] & A[5];
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The <Aterm>;.<Bterm>, and <CARRYterm> forming an ALU expression all take
quite different forms. A <Bterm> is composed of a Bo register bit, a 0, or a 1, any
of which may be optionally preceded by a unary negate, plus, complement, or
not operator:
<Bterm> <Bterm2>
or <uop> <Bterm2>
<uop> := ! or - or - or +
<Bterm2> := B [n64] (n64 is an integer between 0 and 63)
or 0 (actually replaced with B[2])
or 1 (actually replaced with B(3])
All the unary operators '!', '', and '-' complement the bit; unary '+' has no effect.
There are many possible forms for an <Aterm>. It can be an AO register
bit, RS, DIO, the input from an adjacent processor, or it can switch between
these depending the the value of RS or of a selected status bit, or of both. We
start with a complete list of acceptable forms, but we'll defer the discussion of
<Input> and the conditional forms <RSswitch> and <Sswitch> till later:
<Aterm> := <Aterm2>
or <uop> <Aterm2>
<Aterm2> := A[n32] (n32 is an integer between 0 and 31)
or RS
or DIO
or <Input>
or <RSswitch>
or <Sswitch>
The available binary operators for combining <Aterm>'s and <Bterm>'s are:
<bop> := + (ADD)
or - (SUBTRACT)
or & (AND)
or ! & (NAND)
or (OR)
or ! I (NOR)
or ^ (XOR)
or !^ (XNOR)
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Note that-parentheses are not acceptable inside <F-expression>'s (except
inside the conditional <Aterm>'s, to be described later). Some simple
acceptable <F-expression>'s include:
B[4] = A[4]
RS = DIO + B[55], A[22] = F
DIO = A[6] = [5] - A[6]
LF = !A[6]
SLO = !B[3] ^ -RS
10.2. Carry Arithmetic
A <CARRYterm> may be added at the end of the <F-expression>. Input
carries may be specified to be 0 or 1, the carry register C, or the carry output of
the processor to the right, CIR, or above, CIU. There are some additional
conditional forms <SCarry> depending on the value of the status bit which will
be discussed later:
<CARRYterm> 0= O
or 1
or C
or CIR
or CIU
or <Scarry>
Remember that carry inputs can only be added at the end of the
<F-expression>. Each of these types of carry input are used in different types of
arithmetic. For example, ripple carry addition of two 3-bit positive numbers in
registers AO and Bo can be done by:
B[7] A[19] + B[7], C=CO;
B[8] = A[20] + B8] + C, C=CO;
B[9] A[21] + B[9] + C, C=CO;
B[10 = C;
Note that when adding the least significant bits, no carry input is specified
(alternatively, a carry input of 0 could have been used). The carry register C is
also set to hold the carry output from the computation. The succeeding bits of
the two numbers are added in the next lines together with the carry saved from
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the previous operation. The current carry output is also saved in C. In the last
step, the carry overflow is saved in the fourth bit of the result.
When using bit-serial arithmetic, the C register can be set to the current
carry output, or it can be forced to 0 or to 1:
C = CO
C= O
C= 1
You should not attempt to use the ALU for any other operation while setting C to
0 or 1 because the compiler uses the ALU to implement these operations.
Two's complement arithmetic is slightly trickier because if we wish to
maintain the full dynamic range and produce a 4-bit result from adding two 3-bit
numbers, then we will have to use sign extension when computing the most
significant bit:
A[19] = A[19] + B[7], C=CO;
A[20] A[20] + B[8] + C, C=CO;
A[21] = A21] + B[9] + C, C=CO;
RS = A[21]; /* make a copy of the sign bit */
A[22] = RS + B[9] + C;
Note that we reuse the sign bits A[211 and B[9] from the inputs when computing
the most significant bit of the result. (We can't use "A [ 22 ] =A [ 21] +B [ 9 ] +C;" in
the last line because this would use two different AO register addresses.)
Subtraction will work correctly on the AAP array processor if you subtract
an <Aterm2> from a <Bterm2>. For example, to subtract two 3-bit two's
complement numbers and compute a 3-bit result:
A(19] B[43] - A[19] + 1, C=CO;
A[20] - 8[44] - A[20] + C, C=CO;
A[21 = B[45] - A21] + C, C=CO;
Note that the least significant bits are subtracted, and an initial carry of 1 must
be added. The carry output is saved in C. Next we subtract the remaining bits
and add in the previous carry. We save the sum bit in A[ and the carry output in
C. At the end, any overflow bit will be in C. To produce a 4-bit result from this
two's complement subtraction to avoid any overflow, simply add the lines:
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RS.- A[21];
A[22] - B44] - RS + C, C=CO;
Beware that the carry output from the ALU is only defined correctly for addition
and subtraction operations. Do not attempt to negate either operand, use other
operators, or subtract B[] from A[ unless you have studied the specification of
the ALU carefully and are sure that the carry output does what you want.
The CIR and CIU ripple carry inputs are used in bit-parallel arithmetic, as
demonstrated in the examples in an earlier section. Sixteen 16 bit numbers can
be stored in either the rows of the array or the columns of the array, with the
least significant bits in the processors in the topmost row (rightmost column),
and the most significant in the bottom row (leftmost column). Suppose, for
example, that we have loaded two sets of 16-bit numbers in the columns of the
array, in register bits A[29] and B[63]. To add these:
DIO = RS = A[29] + B[63] + CIU, CIN=O
Here each processor adds its own pair of bits together with the carry output from
the processor above it. The sum bit is stored in DIO and RS, and the carry
output propagates down the column to the processor below. The initial carry
input to the processors in the top row is set to 0. To subtract these numbers:
DIO = RS = B[63] - A[29] + CIU, CIN=1
Note that the initial carry input for two's complement arithmetic must now be set
to 1.
The input CIN is only a single bit. It can be set to either 0 or to 1, and it
specifies the carry inputs for all the processors in the top row or right column. It
is also possible with bit-parallel arithmetic to individually specify the carry inputs
to all 16 processors in the top row (right column), and to save the carry outputs
from the bottom row (left column). To do this, we can input 16 bits from the
busses into the CIR pins on the right column or the CIU pins on the top row, and
can output the 16 carry outputs from the COL pins on the left column, or the
COD pins on the bottom row. Beware that these carry values are
complemented when they enter the array. For example, we could do 48 bit
arithmetic in the following way. Suppose two sets of sixteen 48-bit numbers
have been loaded, 16-bits at a time, into the rows of the array. Each processor
----------- _ 
_ _ 
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in column k has bits k, k+16, and k+32 of the numbers in locations A[12], A[13],
A[14] and B[55], B[(56], B[57]. To add these:
A[12] A[12] + B[55] + CIR, CIR=-0x0000, MDR=COL;
A[13] = A[13] + B56] + CIR, CIR=MDR, MDR=COL;
A[14] = A[14] + B[57] + CIR, CIR=MDR, MDR=COL;
The initial carry inputs are set to 0 (this is done by setting CIR=OxFFFF). The
carry outputs from each 16-bit slice are shipped over a bus to the MDR register.
On the next instruction, these are fed back as carry inputs to the rightmost
column, and the new carry outputs are saved in MDR. At the end, MDR contains
the final carry outputs from the 48th bit position. Subtracting the numbers is
similar, though the initial carries must be specified to be all ones:
A[12] B[55] - A[12] + CIR, CIR=-Oxffff, MDRCOL;
A[13] = B[56] - A[13] + CIR, CIR=MDR, MDR-COL;
A[14] = B[57] - A[14] + CIR, CIR=MDR, MDR=COL;
Beware that if values are input or output from any of these CIR, CIU, COL, or
COD pins, then you cannot also specify the carry inputs with CGIN. These
special modes also interact with data shifting operations - for details see the
section below on bus operations.
The user should be aware that the compiler must use a clock period for
bit-parallel arithmetic which is at least twice as slow as that for bit-serial
arithmetic, to allow time for the propagation of the ripple carries.
10.3. Input Operations - Data Path 2
One of the most important capabilities of the AAP array is computing with
data from adjacent processors. There are two separate data paths for passing
data between processors. Data path 2 uses the DIO registers in each processor
to pass data vertically in the array, shifting information by 1 processor on each
clock tick. The upper and lower rows of the DIO registers connect to the SDU
and SDD pins respectively, which can drive or be driven by either of the system
busses. The DIO registers may be loaded with any of the following:
DIO = DIO
DIO = DIO[D]
DIO = DIO[U]
_
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DIO. = <F-expression>
The first expression does nothing useful. The second loads DIO from the DIO
registers in the processor in the Down direction; the third loads DIO from the
DIO registers in the Up direction, and the fourth loads DIO from the ALU output.
When used in conjunction with the SDD and SDU pins, the DIO registers
are typically used to move data in and out of the array. For example, to shift
data up the array in the DIO registers and load 16 new bits into the bottom row:
DIO = DIO[D], SDD=MDR, MAR=SDU;
This line instructs each processor to load its DIO register from the DIO register in
the processor located in the D (down) direction. The bottom row of DIO
registers is loaded through the SDD pins from the MDR register, and the output
from the top row of registers is loaded through the SDU pins into the MAR
register. To shift the DIO registers down:
DIO = DIO [ U ], MDR=SDU=SDD;
Now each processor loads its DIO register with the contents of the DIO register
in the processor in the U (up) direction. The top row of processors loads DIO
from the SDU pins, which are driven by the SDD pins with the contents of the
bottom row of DIO registers. The result is that the top row of DIO registers is set
equal to the bottom row, and we will have rotated the DIO rows down one row.
Note that the bottom row of DIO register values is also saved in the MDR
register.
10.4. Input Operations - Data Path 1
Data path 1 provides substantially more flexibility for data movement.
Each processor can choose what to output through its output multiplexer, OD,
and from which of the 8 adjacent processors it will input data, ID. To indicate
which direction to input data from, we use the term ID [<dir>], where <dir>
may be:
ID dir]:
dir = U (up)
or R (right)
or L (left)
__ __X_ II _
D (down)
UL (up-left)
UR (up-right)
DL (down-left)
DR (down-right)
SL (use SLO/SL1
UL
L ----
U
flags for direction)
LR
DL D I
The direction SL allows each processor to individually determine its own shift
direction; we discuss this feature in a later section.
The output multiplexer allows the user substantial flexibility in what each
processor will output to its neighbors. The choices are:
OD = A(n32]
OD = RS
OD = <F-expression>
OD = ID[dir]
We can output an AO register bit, the RS register, the output of the ALU, or can
simply forward whatever we have input.
The input value can be used in several ways. The RS registers, for
example, can be directly loaded from the input or from the ALU:
RS = <Input>
RS = <F-expression>
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For example, we can shift all the RS registers left one column and wrap the
leftmost column back into the rightmost column by:
RS-ID[R], OD=RS, DCR=DCL;
The input value can also be used as an <Aterm2> in an <F-expression>.
For example, we can load the A[31] bit from the processor on the left into B[10]
and A[31] by:
B[10] = A[31] = D[L], OD = A[31], DCL=DCR;
Because A[ and B[ can only be loaded with the ALU output, this is actually
performed by computing F=ID [L], and then A 31 ]=B [10 ]=F. Another
example is that we can XOR B[4] with the value of A[22] in the processor above
by:
OD=A[22], A22]=B[4]=ID[U]^B[4], DCU=0x34f9
All processors output the value of A[22] to their neighbors. All except the top
row input the value from the processor above, XOR it with B[41, and save the
result back into B[4] and A[22]. Each processor in the top row inputs a bit
through the DCU pins of the 16 bit hexadecimal value 0x34f9, and XOR's it with
B[4]. The outputs from the processors in the bottom row are unused. Note that
all three examples above will be scheduled at the fastest clock period.
Note that there is some redundancy in the definition of the OD output.
For example, we could output A[4] on data path 1 by either of the following
instructions:
OD = A[4]
OD = F, F = A4]
The first form does not use the ALU, and allows us to schedule an ALU
operation at the same time (to load an AD or Bo register bit, for example).
To reduce some of the notationaly awkwardness, the language provi-des
several shortcuts. For example, an equivalent statement to the one above
would be:
A[22] = B[4] = A[U] [22] ^ B[4], DCU=0x34f9;
_11.11------ 1- -·-C-ll --- 1^1._ - I
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The notation-"A [dir] [n32]" is shorthand for "ID dir]" and "OD=A [n32 ] ", and
simply implies that the computation should use the value of A(n32] from the
processor in the specified direction. Other shorthand notations for the input are:
<Input> := ID[<dir>]
or A<dir>] [<n32>]
or RS [<dir>]
or F[<dir>]
or broadcast <direven] (<busvalue>)
or broadcast <dirodd] (<Vbusvalue>, <Hbusvalue>)
The first two have already been discussed. RS [dir] uses the RS register from
the processor in the specified direction. F [dir] uses the ALU output from the
processor in the specified direction.
The broadcast keyword is somewhat more complex. For "even"
directions U, R, D, or L, this notation causes each processor to output whatever
it input from the processor in the specified direction. It also connects the
specified 16-bit bus value to the DC pins on the appropriate side of the array.
Allowed <busvalue> values are MAR, MDR, MARbus, MDRbus, PGreg, or an
arbitrary expression. For example:
B[32] = broadcast R] (INPUT-OFFSET);
is equivalent to:
B[32] = OD = ID[R], DCR = INPUT-OFFSET;
The 16-bit constant with value INPUT-OFFSET is transferred over one of the
busses into the OCR input pins. Each processor takes the input bit coming from
the right and forwards it to the left. It also routes the input through the ALU and
stores it into B[321. The compiler typically allocates the second fastest clock
period for broadcast operations. It is interesting to note that when OD is set to
the processor input ID, the hardware actually uses special bypass paths in the
periphery to speed the data through the rows or columns of the array. Without
this feature, an even slower clock period would be necessary.
Transferring data along diagonals of the array is trickier, and requires
some understanding of how diagonal shifts are accomplished in the hardware.
Inside the array, using input directions UL, UR, DL, or DR accomplishes exactly
DCU DCU DCU DCU
15 14 13 12
DCD DCD DCD DCD
15 14 13 12
DCU DCU DCU DCU
3 2 1 0
DCD DCD DCD DCD
3 2 1 0
Diagonal DC Input Pin Wiring, AAP Array
CUR)(DCL
DCL
0
DCL
1
DCL
2
DCL
3
DCL
12
DCL
13
DCL
14
DCL
15
(DCDL
DCR
0
DCR
1
DCR
2
DCR
3
DCR
12
DCR
13
DCR
14
DCR
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DCDR)
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what one might expect; data is read from the output of the processor in the
specified diagonal direction. On the boundaries of the chips, however, the
behavior is somewhat trickier. On a diagonal transfer, each output DC pin is
driven with the adjacent processors output. It is on input from the DC pins on
each chip that data is taken from the indicated diagonal direction. The
processors in each corner of the chip have special diagonal DC pins to provide
input data from the given direction. In the interior of the array, these pins are
wired to provide correct data transfer along any diagonal direction. At the
periphery of the array, however, there is a fundamental problem. Suppose we
execute:
A[19] = A[UR] [19], DCU=MAR, DCR=MDR;
This instruction shifts the data in bit A[19] down one row and left one column.
The top row reads the bits in MAR through DCU, shifted left one bit. Thus the
processor in the top row, column k stores bit k-1 from MAR into A[19]. Similarly,
the right column reads the bits in MDR through DCR, shifted down one bit. The
processor in the right column, row k stores bit k-1 from MDR into A[19]. This
leaves the contents of A[19] in row 0, column 0 to be specified. The figure
shows the counter-clockwise wiring of the diagonal pins at the corners of the
array. In particular, bit 15 of the DCU pins is wired to the DCUR diagonal pin, so
that A[19] in the top row, right column will be loaded with bit 15 of MAR. Bit 15 of
MDR will be discarded.
Proper control over diagonal shifts is easier if the data is simply allowed
to wrap around the edges. For example:
A(19] = A[UR] [19], DCU=DCD, DCR=DCL;
will shift the array of bits in A[19] down one row and left one column. The
bottom row ends up in the top row of the array, rotated left one column, and the
left column ends up in the right column, rotated down one row.
When broadcasting data down diagonals of the array, a total of 31 bits
must be specified for input into the sides of the array. Thus for "odd" broadcast
directions UL, UR, DL, or DR, the broadcast command requires that two
<busvalue>'s be specified. The first connects to the vertical DC pins (either
DCU or DCD depending on the direction of the shift), and the second connects
to the horizontal DC pins (either DCL or DCR). Thus, for example:
_1L______ 11_1 ^1_1__111__4__·1_1_1II
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RS - broadcast [UR] (MAR, MDR);
This sends the bits of MAR and MDR down the diagonals running from the
upper ight corner to the lower left. Bit 0 of MAR propagates down the diagonal
above the main one, bit 0 of MDR propagates down the diagonal below the
main one, and bit 15 of MAR propagates down the main diagonal. The compiler
schedules the third slowest clock period for this operation because it cannot use
the array bypass paths to accelerate this data transfer.
10.5. Asynchronous ripple summation
The ability to use the output of one processors ALU as the input to
another leads to a variety of interesting strategies for doing rapid asynchronous
computation spread out over columns or rows of processors. For example, the
following instruction OR's together B[6] with all the B[6] bits in the column above:
F = B6 = F[[6] U I B[6];
The notation "F=" has been added simply to clarify what the ALU is doing.
Another example OR's together all the B[6] bits in the array into the B[6] register
bit in the processor in row 15, column 15 (processor number [15,15]):
B[6] = F = F[U I B[6], DCU=OxOOOO;
B[6] = F = F[R] I B[6], DCR=OxOO0O;
Because intermediate results are stored in all the processors, 8[6] in processor
[6,6], for example, will contain the OR of all the B[6] bits in rows 0 through 6 and
columns 0 through 6.
These asynchronous ripple modes can be particularly useful for quickly
adding together a series of numbers. Suppose 3-bit two's complement
numbers are stored in bits 8[40] through B[42] in each processor. We can add
together all sixteen numbers in each row, plus the number 5, giving an 8 bit
result stored in the rightmost column of A[14] through A[21], in only 8 cycles:
A[14] = F[L] + B[40], C=CO, DCL=OxFFFF;
A[15] = F[L] + B[41] + C, C=CO, DCL=OxOOOO;
A[16] = F[L] + B[42] + C, C=CO, DCL OxFFFF;
/* sign extend for the remaining bits */
A[17] = F[L] + B[42] + C, C=CO, DCL 0OxOO0O;
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Al-8] - F[L] + B[42] + C, C=CO, DCL = 0x0000;
A[19] - FL] + B42] + C, C=CO, DCL = 0x0000;
A[20] FL] + B[42] + C, C=CO, DCL = 0x0000;
A[21] = F[L] + B[42] + C, C=CO, DCL = 0x0000;
Note that we need to sign extend the 3-bit numbers to properly incorporate the
carries to build the full 8-bit result. Each processor in column k will have A[14]
through A(21] loaded with the sum of the numbers in its row from columns 15
through k. The additional value of 5 is supplied, least significant bit first, to the
leftmost column of processors through the DCL pins.
Similar tricks can be used with bit-parallel arithmetic. Suppose each row
of processors contains a sixteen bit value in bit B[10], with the least significant
bit in column 0 and the most significant bit in column 15. To add the constant
OFFSET+5 to each row:
B[10] = broadcast[U] (OFFSET+5) + B[10] + CIR, CIN=0;
To add up all the rows, storing the result into the top row, and partial sums in the
other rows:
B[10] = F[D] + B[10] + CIR, CIN=O, DCD=Ox0000;
10.6. Conditional AAP commands
In general, all 256 AAP processors perform the same operation at the
same time but on different data. It is possible, however, to modify certain
actions within each processor depending on the values of certain status bits or
on RS. Status bits which can be tested are the flag LF, and bits B[(4], B[5], B(6]
and B[7]. Bits B[2] and B[3] are also recognized as status bits by the hardware,
but these are used extensively by the compiler and should be avoided by the
user. The actions which can be conditioned on a selected status bit are:
a) Loading or not loading B[
b) Loading or not loading RS
c) Switching the output OD between RS, AO, or F versus IDO
d) Switching the <Aterm2> ALU input between IDO or RS versus A[
e) Switching the <CARRYterm> carry input between C versus CIR, or CIU
___I ___·_l*n·l·(_l I I__ I
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Two differentcommand formats can be used to control the conditional execution
of these actions. The simplest is an if() statement. Some examples are:
if(LF){ b[6]=0 
if(!B[4]) { RS = A[3] & B341] }
else { B[34] = A[3] & B[34]}
B[291=ID[R] IB[29], if(B[6]) { OD = A[3] }
else {OD = ID[R] ;
In the first example, all processors with LF=1 set B(6] to zero. All the other
processors do nothing. In the second example, all processors where B[4]=0 set
RS to the output of the ALU, F=A [ 3 1 &B [ 34 . All the others where B[4]=; et
B[34] to the same output of the ALU. In the third example, all processors set
B[29] to the output of the ALU, the OR between the input from the right and
B[29]. In processors where B[6]=1, the output is taken to be A[3]; in processors
where B[6]=0 the output is the input from the right.
In general, an AAP if() clause may be used to test the value of a status bit
LF, B[4], B[5], B[6] or B[7]. If the bit is preceded by '!', then the if() clause will be
executed in processors where the bit is 0; otherwise it is executed in processors
where the bit is 1. An "else" clause may follow; this will be executed in
processors which do not execute the if() clause. The conditional actions
following if() or else may be enclosed in braces to improve readability; if
multiple actions are to be conditioned on this status bit, then braces are
required and the actions should be separated by commas. The if() clause may
be executed at the same time as other unconditional actions by separating the
if() command from other clauses by commas. There may be multiple AAP if()
tests in a single micro-instruction, but they must all use the same status bit.
Because both the "if()" and the "else" must be specified as part of a single micro-
instruction, they must be compatible with the restrictions imposed by the
hardware. Only one AD and one B[ address may be used (although different 80
bits may be used for a status bit and for a data bit), only one ALU operation can
be used, only one input direction may be specified, and so forth.
We will treat each of the types of actions which can be executed
conditionally in turn. First of all, both register RS and any register bit B(n] can be
conditionally loaded when the status bit is either 0 or 1. For example:
if( !LF) ( RS = ID [U], B22] = RS }, OD=ID[U], DCU=MDR;
·( ---------- ·--- ·- · ·-------
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sends MDR through the upper DCU pins down the columns of the array through
all the processors. In those processors where LF=O, RS will be loaded with this
value, while B[22] is loaded with the old value of RS. In processors where
LF=1, the values of RS and B[22] will be unchanged.
Note that while loading B and RS may be conditioned on a status bit
value, none of the other register bits may be conditionally loaded. Thus if A[,
DI0, LF, C, SLO, or SL1 are loaded in the if() clause, they should also be loaded
in the else clause:
if(!LF){ B[29] = DIO = A[3]} else {DIO = A[3]}, RS-F;
In this statement, A[3] is passed through the ALU, F=A[3 , and unconditionally
loaded into 010. It is also unconditionally loaded into RS. B[29] is loaded with
A[3] only in processors where LF=O.
The OD output can also be controlled by the status bit. OD can be
switched between either of the following pairs of data, based on the value of the
status bit:
a) RS vs. ID[<dir>]
b) A[n32] vs. ID[<dir>]
c) F vs. ID[<dir>]
Either the left or the right side can be chosen when the status bit is 0, with the
other side chosen when the status bit is 1. For example, we can copy every
third row of bit B[29] into the next two rows of B[29] with the following code:
/* Set B[4]=1 in every third row */
B[4] = broadcast[R] (OblOO11001001001001);
/* Copy the data into A[O] */
/* Also set the SPU, SPR, SPD, SPL latches */
A[O] = B[29], SP 1;
/* In every third row, output A[O], else forward the
* input down the column and save in B[29] */
if(B[4]){ OD=A[O] } else { OD=B[29]=ID[U] };
Note that the ALU is used in the second line to compute F=B[29], while in the
third code line it computes F=ID[U]. It would have been tempting, for example,
to try to combine the second and third lines into the following:
_^II_ _I_ __
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if(B[4]) { OD=B[29] } else OD=B[29=ID[U] };
Unfortunately, the if() part would require computing F=B[29] and OD=F, while
the else part would require F=ID(U] and OD=B[29]=F. Since only a single ALU
operation can be scheduled in a single microinstruction, the compiler would
reject this. Copying the B[29] bit into A[0] first fixes the problem because now
OD can directly output A[0O] without having to use the ALU.
Note that when switching the OD output between the input and
something else, the SPU, SPR, SPL, and SPD latches in the periphery of each
AAP chip must be properly configured to control the use of the bypass paths. In
this case, we set all the SP latchs to 1 in the second line. Because this is the
opposite of the status bit value when OD=IDO, no bypass paths will be used,
and the DC pins connecting the chips will simply carry the value on the adjacent
processor's output. For more information, see the section below on Bypass
Paths.
Another purpose of the status bit is to conditionally switch the <Aterm2>
input to the ALU between either of the following pairs:
a) RS when status bit=O, A[] when status bit-l
b) <Input> when status bit=O, A] when status bit-l
This is useful in certain esoteric applications. For example, we could build a
composite image in B[29] from two different bit-plane images in A[4] and B[50],
using a mask in B[4] to determine which parts of the AO and Bo[ images are
merged into the final image:
RS = B[50];
if(!B[4]) { B29] = RS } else { B[29] = A[4] };
Note that the polarity of the status bit is important with this operation. The
following would have been incorrect:
if(B[4]) ( B[29] = RS } else ( B[29] A[4] };
because RS can be selected as the ALU input only when the status bit is 0, not
1.
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Another use of the status bit is to switch the carry input between ripple
carry from an adjacent processor and the carry register. The options available
are:
a) C if status bit=O, CIR if status bit=l
b) C if status bit=O, CIU if status bit=1
Again, polarity of the status bit is important. One use of this feature is for bit-
parallel arithmetic on words less than 16 bits long. For example, suppose we
load two sets of thirty-two 8-bit words into the array. Sixteen of each set are
loaded into B[22] and A[27] in the right 8 columns of the array, with the least
significant bit in column 0 and the most significant bit in column 7. The other
sixteen are loaded into B[22] and A[27] in the left 8 columns of the array, with
the least significant bit in column 8 and the most significant in column 15. Now
to do bit-parallel addition on these numbers, we need to use an initial carry
input into columns 0 and 8 of zero, while the other columns must take the ripple
carry input from the processor to the right. To do this, we initialize C=0O
everywhere and we set LF=0 in columns 0 and 8 and LF=1 elsewhere. We can
then do the arithmetic, letting columns 0 and 8 use C as the input carry, and all
the other columns using CIR as the input carry. The complete code looks like:
LF=broadcast [U] (-0x0101);
C=O;
if(LF){ B22]=B[22]+A[27]+CIR 
else { B22]=B[22]+A[27]+C };
The compiler actually prints a warning message for the third line of this code,
saying that CIR is used, but that no initial carry CIN is specified. This warning
can be ignored, since the LF flag is set so that C provides the initial carry. (If
you don't like error messages, it can't hurt to set CIN=0).
It is useful to note that in the hardware, a status bit must always be
chosen and the choice of CIU/CIR versus C is always dependent on the
selected status bit. Also RS can be input into the ALU only when the status bit is
0. The compiler allows you to write code which unconditionally uses C, CIR, or
CIU or RS by automatically selecting either B[2] (containing 0) or B[3]
(containing 1) as the status bit. Thus instructions with unconditional use of
these carry inputs or which compute with RS cannot also contain an AAP if() test
with another status bit.
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It should also be clear that these multiple uses of the single status bit,
combined with the non-orthogonality of the actions which can be conditioned on
the status bit, can make it tricky to program conditional instructions on the AAP.
Fortunately, the compiler is often able to identify the exact error you make, and
sometimes to suggest what needs to be changed to form a legal command.
10.7. Special status bit tests for switching the ALU Inputs
For convenience, the language also provides an abbreviated form for
some of the status bit tests. To control which input is used in the ALU, or to
control which carry input is used, we can use the following in an
<F-expression>:
<Sswitch> := (<S> ? RS : A[n321)
or (<S> ? <Input> : A[n32])
<Scarry> : (<S> ? C: CIR)
or (<S> ? C : CIU)
<Sswitch> is a term which can be used as the <Aterm2> in an <F-expression>,
while <Scarry> is a term which can be used as the <CARRYterm> in an
<F-expression>. Here <S> is any status bit:
<S> := LF or B[4] or B[5] or B[6] or B(7]
In processors where the status bit is 0, the argument following the '?' is used;
where the status bit is 1, the argument following the ':' is used. Note that a '!'
operator may not be used in front of the status bit in this construction. As an
example, the program in the previous section for adding the two columns of 8-
bit numbers could have been written in the form:
LF broadcast [U] (-0xO101);
C-0;
B [22] B[22]+A[27] + +( (LF?C:CIR);
Similarly, loading 8[29] with either B[50] or A[4] could have been written:
RS = B50];
B(29] = (B[41?RS:A[4]);
1
10.8. Conditional AAP actions depending on RS
The RS bit can also be used to switch the <Aterm2> input to the ALU.
There are three possibilities:
<RSswitch> := ( RS ? <Input> : A[n32] )
or ( RS ? DIO : A[n32] )
or ( RS ? 0 : A n32] )
In processors where RS=O, the argument following the '?' is used. In
processors where RS=1, the second argument is used. Again, no '!' operator
may be used before RS. Beware that the third construct, (RS?0:Aa), can only be
used when the status bit is 0 (the compiler will choose status bit B[2] for you if
you try this unconditionally).
One interesting use of this feature is to control asynchronous ripple bit-
parallel summation of numbers. Suppose, for example, that columns of bits
B[10] have been loaded with 16-bit numbers, with the least significant bits in
row 0 and the most significant in row 15. Suppose we wish to compute sums of
these numbers four at a time, putting the sums into columns 3, 7, 1 1, and 15.
Processors in columns 0, 4, 8, and 12 will start the summation by adding B[10]
to zero and passing the sum to the right. Processors in the other columns add
B[10] to the sum from the left, and pass the result to the right. All processors
store the computed result in A[151. To control this, the RS bits are set to one in
columns 0, 4, 8, and 12 and to zero elsewhere:
RS=broadcast [D] (Oxll11);
A[O] = 0;
B[10] = B(10] + (RS?F[L]:A[O]) + CIU, CIN-1;
Note that we could not have used LF to control the switch instead of RS above,
even though the LF bit can be used to switch the ALU input between the input
F[L] and bit A[0] via (LF?F[L]:A[O]). The reason is that in order to use the CIU
carry input unconditionally, the compiler is forced to set the status bit for the
instruction to B[3]. Only one status bit may be used per microinstruction.
As another example, suppose we load thirty-two 8-bit numbers in bit-
parallel fashion into bit B[10] in the array. Sixteen numbers are loaded into the
right 8 columns, with the least significant bit in column 0, and the other sixteen
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are loaded into-the left 8 columns, with the least significant bit in column 8. Now
suppose we wish to sum batches of eight of these numbers at a time, putting the
results in rows 7 and 15 of the array. Processors in rows 0 and 8 will start by
adding B[10] to zero and passing the sum down the array. Processors in other
rows will add the sum from above to B[10] and pass the sum down. Carry
ripples must also be handled carefully for the 8-bit, bit-parallel arithmetic.
Processors in columns 0 and 8 will take the carry input from C, which we will
preset to 0. All other processors will use the carry ripple from the right. Putting
this together, we set LF=0 in columns 0 and 8 and LF=1 elsewhere to control
ripple propagation. We preset A[0]=0, and set RS=1 in rows 0 and 8 to add
B(10] to A[0]. In all other rows we set RS=0 to add the sum from above into
B(1 0]:
LF = broadcast [u] (-OxO101);
A[O] = 0, C=O;
RS - broadcast [r] (OxO101);
B[10 = B[10] + (RS?F[U] :A[O]) + (LF?C:CIR);
10.9. Programmable Shift Directions
An interesting feature of the AAP array chips is that the data shift direction
on data path 1 can be individually programmed within each processor. The
two-bit register SL, with least significant bit SLO and most significant bit SL1,
can be used to control this shift direction. SLO and SL1 can be loaded with the
ALU output. To use their value to determine shift direction, just use 'SL' as the
direction in any <Input> data expression, such as ID[SL] or F[SL]. The
processor will takes its input from the following directions depending on the
value in SL:
If SL=0: read from Up
If SL=1: read from Right
If SL=2: read from Down
If SL=3: read from Left
As an example, we can exchange the A[3] bits in the even and odd rows as
follows:
SLO = 0;
RS = broadcast [R] (0x5555);
SLf- RS;
A[3] = A[SLJ] 3];
Even rows are loaded with SL=2, while odd rows are loaded with SL=O. Thus
row 0 is exchanged with row 1, row 2 with row 3, and so forth.
The above example is particularly simple because no data crosses
between chips. If the shift path crosses over a chip boundary (there is a
boundary every 8 processors in each direction) then more work is necessary
and more restrictions apply. The problem is that inside a chip, data can be
freely interchanged among processors in any desired direction. Between chips,
however, the inputs and outputs in each row or column on data path 1 must be
multiplexed on a single bidirectional DC pin. In SL shift mode, the direction of
this pin must be programmed by specifying the value of the TR latch in the
boundaries of each chip. Two stages are usually needed. First the SL latches
are programmed for the desired shift direction. Then the TR latches controlling
the directionality of data transfer over each DC pin are set to match the SL shift
direction. We must set the TR latches in the up and down boundaries of each
chip:
TR = SL[U] or TR = SL[D]
Either of these constructs will set both up and down DC pin TR latches. We
must also set the TR latches in the right and left boundaries, using either of the
following:
TR = SL[R] or TR = SL[L]
The current array processor hardware design does not support data transfer to
or from the busses during a programmable shift operation.
To illustrate shift paths that cross chip boundaries, suppose we wish to
shift bit RS[7] in the even rows right and in the odd rows left. To do this, set
SL=3 in even rows and SL=1 in odd rows. Then set the TR latches on the right
and left sides of all chips. (The up and down TR latches are not needed since
no data is transferred vertically). Finally, do the shift:
SLO = 1;
A[O] = broadcast [R] (0x5555);
SL1 = RS;
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TR -SL R];
RS RS[SL];
The leftmost processors in the even rows and the rightmost processors in the
odd rows will be left with undefined values in RS.
There are numerous restrictions on the use of this programmable shift
mode. First of all, only one of the SLO or SL1 bits may be loaded in an
instruction. Furthermore, data may not be moved on data path one at the same
time that SLO or SL1 are being loaded. This is why we couldn't replace the
second and third lines above with:
SL1 = broadcast [R] (0x5555);
Another restriction is due to the use of bidirectional DC data path 1 pins
between chips. For example, it would be tempting to try to exchange the odd
and even rows of A[10] in the array with the following INCORRECT program:
SLO = 0;
RS = broadcast [R] (OxAAAA);
SL1 = RS;
TR = SL(D];
A[10] = A[SL] [10], DCU=DCD;
The first 3 lines set SL=O in even rows, and SL=2 in odd rows. The fourth
configures the TR latches. The last line attempts the interchange, with the top
and bottom rows supposedly interchanged over the data bus. Unfortunately,
this does not work for several reasons. First of all, this program attempts to copy
row 7 into row 8 and row 8 into row 7. This would require that one bit cross
between chips in each direction. Since there is only one DC pin on data path 1,
however, this is impossible. Another problem is that the connections to the
busses are disabled during programmed shift mode. Thus the top and bottom
rows of processors will NOT be able to exchange data with each other over the
bus, and both will be loaded with unknown values.
There are numerous other problems to beware of. Constructions of the
form 'OD=ID [SL]' or'OD=F [SL]' are particularly dangerous, since they allow
setting up circular asynchronous propagation loops which might oscillate. Also
they allow setting up excessively long propagation paths, up to 256 processors
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long. The propagation delay on these paths can easily exceed the maximum
clock period of the hardware. When the compiler detects constructs of this type,
it automatically sets the clock period to the slowest possible period. In
particularly bad situations, however, such as the SNAKE program in the
Appendix, this may be nowhere near long enough.
11. External Data Busses and Data Memory
Two major bus systems surround the array, named MARbus and MDRbus.
16 bit data may be transferred over these busses in parallel with arithmetic
operations in the AAP array and with sequencer operations. All the pins on
data paths 1 and 2 connect to both of these busses. Data path 1 pins are
named DCU, DCR, DCD, and DCL, referring to the 16 bidirectional path 1 pins on
the Up, Right, Down, and Left sides of the array. Data path 2 pins, which
connect to the DIO registers, are named SDU and SDD, referring to the 16
bidirectional path 2 pins on the Up and Down sides of the array. Depending on
the shift direction, these pins may act as either inputs or outputs, and may be
connected to the bus in order to export or import data into the array.
The data memory system also connects to these busses. The upper 4
bits of the 20 bit memory address always comes from the Page Register
(PGreg), which can be loaded from the MARbus. The lower 16 bits of address
may come from the Memory Address Register (MAR), which can also be loaded
from MARbus. Alternatively, the lower 16 bits of address may come from the
micro-constant field in microcode. Using the notation mem [MAR] in describing
memory operations indicates that MAR should provide the address, while the
notation mem[ expr] where expr is an arbitrary expression, indicates that the
constant should be the address.
Data read from memory is always loaded into the Memory Data Register
(MDR). Data to be written into memory also always come from MDR. Thus the
only allowable memory operations are:
mem[MAR] = MDR
mem[expr] = MDR
MDR = mem[MAR]
MDR = mem[expr]
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It is important to keep in mind that the data memory is nibble addressable, so
that successive addresses are 4 bits apart. Memory reads and writes, however,
always transfer 16 bits at a time. Reading successive 16 bit values from
memory therefore requires generating addresses separated by 4.
The MAR and PGreg registers are loaded from MARbus. MAR may drive
MARbus, PGreg may drive MDRbus. The MDR register may be loaded from the
MDRbus. It can also be used to drive either the MARbus or the MDRbus.
Finally, either MARbus or MDRbus may be driven with an arbitrary
expression value from the 16 bit micro-constant field.
In addition to the two main bus systems, an additional bus connects the
MDR output directly to the SDD and SDU inputs. This path can be used when
doing pipelined reads from data memory, and it frees up the MDRbus for other
activity while data is shifted into the array.
To avoid having to remember all these details about the somewhat non-
orthogonal bus system, the compiler handles all assignments of operations to
the busses. The user simply specifies which of the possible sources of data
should connected to which destinations. Put the source on the right hand side
of an equation, and the destination on the left. If one source should drive two or
more receivers, simple equate all the receivers to the same source.
The following line is a typical instruction for doing pipelined memory
reads:
DIO-DIO[D], SDD=MDR, RS-RS [D], MAR=DCU, MDR=mem[MAR];
Data in the DIO registers are shifted up, and the newest data item in MDR is
transferred over MDRbus into the SDD pins and into the bottom row of DIO.
Meanwhile, addresses in rows of the RS registers are shifted up, and the top
row is output from the DCU pins and transferred over the MARbus into MAR.
Also the current value of MAR is combined with PGreg to form a 20 bit data
memory address, and the 16 bits of data there are read into MDR.
The following line shifts the values in A[16] down one row and right one
column.
a[16]=a[ul] [16], dcu=dcd, dcl=dcr;
___ I
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The output from the down side of the array is fed back into the up side and
loaded into the top row, while the output from the right side is fed back into the
left side and into the left column. The bit plane A[16] is thus effectively shifted
down right right 1 position, while the edges wrap around the array.
The following illustrates loading PGreg, MAR, and MDR with the constant
value 4:
PGreg = MAR = MDR = 4;
The compiler transfers the microconstant 4 over MARbus to PGreg and MAR,
and over MDRbus to MDR.
Sometimes, when doing ripple carry arithmetic, it is useful to either be
able to specify different initial carries for each row or column, or to capture the
carry outputs from each row or column. These carries may be input over the
busses via pins labeled CIR (right side), CIU (up side), or output via pins COL
(left side) and COD (down side). This is particularly helpful when doing bit-
parallel arithmetic on integers containing more than 16 bits. An example was
given earlier of adding two sets of 48 bit integers. Note several restrictions. The
carry outputs are actually input or output on the DC pins in a special multiplexed
pin mode. If any of these carry pins CIR, CIU, COL, COD are used then you
must not specify the input carry CIN. You must also not attempt to shift data
except in a direction at 90 degrees to the direction of the ripple carry. Obviously
the direction of the ripple carry arithmetic should match the direction of the carry
pins used. Also beware that the carry input and output pin values are
complemented. Thus to set all carry inputs from the right to 0, for example, set
CIR=Oxffff. To conditionally jump to address Doit if all the carry outputs from
the left are 0:
mdr col, b[O] = b[O] + aO] + cir, cir = -0;
if(mdrand) goto(Doit);
Occasionally (primarily when debugging the hardware), it may be useful
to force the compiler to use a particular bus for a particular transfer. To do this,
use the keywords MARbus and/or MDRbus as the left hand side in the bus
transfer specification. For example:
MARbus = DCL = DCU, MDRbus = DCD DCR, A[5] ADL] [5];
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does a rather peculiar diagonal rotate on A[5]. It forces the DCU output to go to
DCL over the MARbus, and the DCR output to go to DCD over the MDRbus.
12. Bypass Paths
As a final technical note on the AAP array, the boundaries of the AAP
chips contain special bypass paths to accelerate the broadcast of data down
columns or across rows. Under the following conditions:
a) User uses broadcast L<dir>] (busval) or uses OD-ID [<dir>]
b) Shift direction <dir> is , L, R, or D
then the bypass paths are automatically invoked to double the propagation
speed. If the data direction is from U, for example, these data paths actually
forward the output of row 0 of processors into row 8 of processors in the next
row of chips. The compiler exploits this by scheduling a faster clock period.
If the OD output is switched between A, RS, or F for one value of the
status bit, and ID[<dir>] for the other value, then more must be done to specify
whether the bypass paths are invoked. SPU, SPL, SPR, and SPD latches in
the Up, Left, Right and Down sides of the array control whether or not the
bypass paths will be invoked on the data transfer. These latches are loaded by
copying the outputs of the adjacent processors on the edges of each chip into
SP. The syntax is:
SP = OD
or a convenient shorthand simply sets SP to any of the quantities that could be
output on OD:
SP = A[n32 
SP - RS
SP - ID[<dir>]
SP - <F-expression>
SP = OD = any of the above
The results do not affect the timing; the compiler will always set a relatively slow
clock period under the assumption that at least one bypass path is not used. It
does affect the values that are distributed through the array. The rules
governing whether the bypass paths are used or not are given by:
_C
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- - OD output selection SPU, SPL, SPR, SPD
Use Bypass Paths?
Status Bit=O Status Bit=1 SPx=0 SPx=1
OD=AO, RS, or F OD=same no no
OD=AO, RS, or F OD=ID[ no yes
OD=IDO OD=A0, RS, or F yes no
OD=ID0 OD=IDO yes yes
In general, if OD is conditionally set to follow IDO when the status bit has value x,
then set SP=x to use the bypass paths and set SP=!x to disable the bypass
paths.
This feature is useful in certain special situations. For example, suppose
we wish to copy the value in every third row of A[3] into the following two rows.
To do this, we use status bit B[4] to conditionally output A[3] in rows which are a
multiple of 3, and ID[U] in the others. In the sending rows, we compute F=A[3]
and store it into A[3]. In the others, we compute F=ID[U] and store into A[3].
Now it is important that no bypass paths be used, so that the output of row 7 of
processors in the first row of chips is directly passed to row 8 in the second row
of chips. The program looks as follows:
B [4] = broadcast[R] (0111111);
SP 1;
A[3]=F, if(B[4]) {OD=A[3], F=A[3]}
else {OD=ID [U], F=ID U] };
Because OD follows the input when the status bit is 0, setting SP=1 ensures that
no bypass paths will be used. Incidently it should be noticed that the above
example was constructed in a rather clever manner. The status bit test has two
purposes: it conditions the OD output, and it also conditions the ALU input
selection. If we had reversed the polarity of B[4], by broadcasting 0666666 on
the first line and using "if ( ! B 4 ) ... " on the third, then the OD output would
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still switch correctly, but the ALU input selection would not have worked
correctly.
Another way to accomplish the same result as the above example would
be the following:
B [4] = broadcast[RJ (0111111);
A[3]=OD=(B[4] ?ID [U] :A[ 3]);
Now all processors use their ALU to compute either F=ID[U] if B[4]=0, or F=A[3]
if B[4]=1. The ALU output is then routed to the OD output, and is stored in A[3].
Allowing data to ripple from the input multiplexer through the ALU and then out
again, however, will slow the propagation of data, and the compiler will choose
a slower clock period for the second line than it would choose in the third line of
the previous program Of course, the second program has one fewer instruction
so it might run faster.
13. Sequencer Control
The Analog Devices ADSP 1401 micro-sequencer is a quite
sophisticated tool for controlling microcoded machines. It supports nested
interrupts, a local and global register stack, four counters for loop control, a
subroutine stack, and 127 different instructions. Unfortunately, the instruction
set is extremely non-orthogonal, and is best suited to a hand-coded, vertically
micro-programmed machine. The AAP array processor language supports all
the instructions for the ADSP 1401, but many will undoubtedly prove useless in
this application. We start the discussion of sequencer programming with the
more useful instructions: loop(), goto(), call(), return. We then discuss the other,
less useful features of the architecture.
The important feature to keep in mind is that the sequencer operates in
parallel with the rest of the array. Thus a goto( command to jump to a given
code label will be worked on at the same time as the AAP array is doing other
computation. This parallelism greatly improves the efficiency of the array.
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(Corner processors, k=O or k=15, connect to diagonal pins DCDL or DCDR)
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ADSP 1401 Control 16
AAP Control Lines constant
ADSP 1401 MicroSequencer, Microcode Memory,
External Flag Logic, Sequencer Input Data(Programming Model)
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13.1. Loops
To disguise the rather unusual loop control mechanism provided by the
ADSP 1401, the language provides a loop () construct:
loop (expr) {
code....;
The lines of code inside the braces following the loop keyword will be repeated
for the fixed number of times specified in the expr expression. Loops may be
nested up to 16 levels deep. A simple example of their use is:
loop (4 ) {
RS = RS [R], DCR=DCL;
This code will rotate RS left 4 columns, wrapping the leftmost 4 columns back
into the rightmost 4 column positions.
Compiling this loop construct is actually quite tricky. Three sequencer
instructions are generated preceding the beginning of the loop; one pushes the
old value of counter[0] onto the stack, one loads the specified loop count value
plus 0x8000-2 into counter[0] inside the sequencer, and the other pushes the
starting address of the loop onto the register stack. To save time, the compiler
attempts to merge these three setup instructions into previously compiled code.
If this cannot be done, then it will create extra instructions preceding the loop to
perform the setup. The compiler also attempts to merge the test which
conditionally terminates the loop into the last instruction of the loop. If the loop
contains a "continue" instruction, however, or if the merger is not possible,
then an extra instruction is added to do the test. Finally, at the end of the loop
two sequencer instructions are required to pop the loop address off the register
stack. To minimize overhead, the compiler attempts to merge these commands
into code following the loop.
Because of these optimizations, it is recommended that you not place
labels unnecessarily close to a loop (). The compiler will not optimize across a
label, and therefore it may have to add a few instructions to the program.
#absprog constructs must not be used inside a loop; also goto ()'S should not
 __11·111111-01_11·  -----1
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jump outside-the loop (this would leave the ister stack unbalanced - to fix it
the stack would have to be manually cleared with "rsp++" and
"pop(counter[O])"). The compiler will print warnings if it detects goto () or
#absprog inside a loop. Labels inside a loop also provoke compiler warnings,
since you should not attempt to jump to the middle of a loop from outside
without first setting up the register stack, subroutine stack, and counter[0]
properly.
The proper method to get out of a loop prematurely is with the
break
command. This jumps to the instruction following the loop. To advance to the
next iteration of the loop, use
continue
Note that both break and continue can be executed in parallel with AAP code;
these other code clauses in the same microinstruction will be executed in
parallel with the jump. (Both break and continue are most useful when
executed conditionally - this is described later).
13.2. #Repeat Macro
One problem with a loop is that each iteration uses exactly the same A[]
and B[] register bits, since these addresses are hardwired into the
microinstruction. If you need to step through the A0 and/or B[ registers in a
loop, then you will need to use separate copies of the loop instructions, each
with Jifferent A[] and Bo address. The purpose of a #repeat macro is to
automatically generate multiple copies of a set of instructions, but with different
addresses in each. This is actually a compiler directive and does not involve
the sequencer - we describe it here only because its effects are so similar to
those of a loop (). The format is:
#repeat var = start : end
code...;
#end
The symbol var is incremented (or decremented) from value start to value
end. The compiler produces another copy of the code between #repeat and
#end for each value in this range. Thus, for example:
#repeat m3 = 3:1
A[m3+20] = B[35-m3];
#end
is identical to:
A[23] = B[32];
A[22] = B[33];
A[21] = B[34];
13.3. Goto
The sequencer fetches the next instruction at the address given by the
Program Counter (PC). This 16 bit register increments on each clock tick, and
so programs normally advance sequentially from instruction to instruction. The
goto() command can change this, however, by loading a new value into the PC.
There are quite a few variations of this command. The most useful are:
goto (expr)
goto(MDR)
where expr is an arbitrary expression. The first form is most useful for jumping
to a fixed code label address, while the second is useful for jumping to a
calculated address. Note that goto() may be used as only one clause among
many AAP clauses in a single code statement. All the other clauses will be
executed in parallel with the fetch of the next instruction. Thus for example, this
instruction at address labell:
labell:
A[4] = B[6]+RS, goto(label2), RS=F;
will load both A [4] and RS with the value of B [ 6] +RS. The goto () will load the
value of label2 into PC, and so in the next clock cycle, the instruction at
label2 will be executed.
Relative addressing modes are also available:
goto (rel (expr))
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goto (rel (MDR))
These commands result in relocatable code. The first stores the constant "expr-
.- 1" in the microconstant field. On execution, the sequencer takes the constant,
adds the current program counter value (equal to the address of the instruction
executing plus 1), then jumps there. The second instruction similarly adds MDR
to the program counter value, and jumps to the computed address. (MDR thus
specifies the offset of the destination). These instructions will work correctly
even if the microinstruction and the destination are moved together up or down
in memory without recompiling.
13.4. Stack and the SSP register
The ADSP 1401 has a 64 word stack of 16-bit data. This stack is broken
into two areas. The first part of the stack, beginning at address 0, is used as a
conventional subroutine stack for saving return addresses for subroutines and
other information. A Subroutine Stack Pointer (SSP) points to the current top of
stack, and is initialized to 0 at reset. The end of stack, working backwards from
63, is used as a "register stack". Two register stack pointers are available: a
Local Register Stack Pointer (LSP) and a Global Register Stack Pointer (GSP).
Only one of these is active at a time; the currently active pointer is called
Register Stack Pointer (RSP). On Reset the RSP is initialized to LSP, but the
value is unspecified. The register stack is used in conjunction with the counters
to store loop starting addresses, loop exit addresses, initial count values, and
other useful information. The top 4 elements indexed off the LSP can be
referred to by rsp [ 0 ], rsp [ 1 ], rsp [ 2 ] and rsp [ 3] respectively.
A Stack Limit Register (SLR) provides protection against either
Subroutine Stack or Register Stack overflow It is initialized to 32 on reset. If
SSP increments to SLR, or RSP decrements to SLR+3, a stack overflow
interrupt is generated. (The extra 3 locations protect against further pushes
onto the stack during the overflow interrupt process). A stack overflow interrupt
is also performed if location 0 from the subroutine stack is popped off the stack.
(With careful balancing of your pushes and pops this should never happen).
The ADSP 1401 manual recommends the following initialization for the
register pointers. Space for indirect jump addresses should be saved at the
I --
highest addresses of RAM. The global register stack should be positioned just
below this, and the local register stack should be positioned below that. As
subroutine calls nest and adjust LSP, the local register stack will shrink or grow
while the global register stack stays fixed. If you do not intend to use the
register stack except indirectly via loop() calls, then you should simply initialized
LSP to zero by:
rsp = 0;
(It will decrement to 63 with the first push onto the register stack). If your
program is started by the operating system kernel in the array, then this
microcode kernel will have already initialized RSP for you.
13.5. Subroutine Call() and Return
A wide variety of subroutine calls are supported by the sequencer. The
most useful are:
call (expr)
call (MDR)
The first form is used to call a subroutine at a fixed address; the argument to
call() can be an arbitrary expression. The second form allows you to compute a
subroutine address in MDR, and then call the subroutine there. The call
instruction pushes the program counter onto the SSP stack, increments SSP,
then jumps to the given address. To return, use:
return
This pops the top of the SSP stack into the program counter, decrements SSP,
and resumes execution following the call(). Subroutines may be nested as
desired.
13.6. Conditional goto(), call(), return, break, continue
Many sequencer commands, including most of the program flow
commands, can be conditionally executed depending on the value of flags
derived from MDR, the value of a host interface communications flag, or an
internal sequencer flag:
=1 if all bits in MDR are 1
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mdrof . =1 if any bit in MDR is 1
mdrsign =1 if the most significant bit in MDR is 1
hflag0 a flag in the host interface command register
sign =1 if the last counter touched in the sequencer is negative
The syntax uses an if() test; in Bacchus-Normal Form the following forms are
acceptable:
if(<flag>) <condseq>
if(!<flag>) <condseq>
if(sign) <condseq>
where:
<condseq> := { condseq2> }
or <condseq2>
<flag> := mdrand
or mdror
or mdrsign
or hflagO
If the specified condition is true, then the sequencer clause <condseq> is
executed. Otherwise it is ignored. The sequencer clause may be enclosed in
braces to improve readability. Note that any AAP clauses in the same line of
code will be executed regardless of the value of the flag. AAP if() tests may be
scheduled in the same line of code with a sequencer if() test. Beware that if the
flag tested is "sign", then it may not be preceded with a '!'.
The following commands are only some of those which may be
conditionally executed:
goto(expr) goto(MDR)
goto (rel (expr)) goto (rel (MDR))
call(expr) call(MDR)
return
break
continue
There are many others which are listed below.
13.7. More goto( commands
There are more program jump instructions available. An indirect jump
capability is available:
goto (stack [expr] )
goto (stack [MDR] )
The specified expression, or the value in MDR, is used as an address in the
1401 stack. The sequencer loads the value found at that address into the
program counter to jump to that address. These instructions may be executed
conditionally.
Another possibility is:
goto(rsp[n]) where n=0,1,2,3
These instructions jump to the address contained in locations rsp+n in the
register stack. They can be conditionally executed by testing any flag except
sign.
Finally, a
skip
instruction will unconditionally or conditionally skip over the following
microinstruction. Any flag may be tested to execute the skip conditionally.
13.8. Idle and Stop
The idle instruction is used to stop advancing the program counter:
idle
idle can be conditioned on any flag except sign; in this case the program
counter does not advance until the flag changes value or until an interrupt
occurs. If executed unconditionally, this instruction invokes a special idle
mode in the sequencer which is not currently supported by the hardware. You
should use the command goto ( . ) instead..
A stop command causes execution of the program to stop.
stop
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This command can be executed unconditionally, or conditioned on any flag.
This command causes the simulator to stop further simulation. The loader
translates this command into a sequencer instruction which returns to the
operating system kernel in the array.
13.9. Register Manipulation
There are numerous instructions to manipulate the SSP, LSP, GSP and
RSP register pointers. The value of SSP or
written by:
SSP = MDR /* write MDR
MDR = SSP /* write SSP
RSP = MDR /* write MDR
MDR = RSP /* write RSP
the current RSP may be read or
into
into
into
into
SSP */
MDR */
RSP */
MDR */
The GSP may be pushed or popped from the subroutine stack pointer:
push (gsp)
pop (gsp)
The Program Counter can be pushed (but not popped) onto the register stack:
rsppush (pc)
This is used primarily to set up loops (more on this later).
may be selected as the RSP Register Stack Pointer:
Either GSP or LSP
RSP = GSP
RSP = LSP
The SSP can be incremented or decremented:
ssp++
ssp--
The RSP can be incremented, decremented, decremented by 4, or incremented
by any value from 1 through 4:
RSP++
rsp--
RSP -= 4
where n=1,2,3,4
-
rsp += n
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13.10. Pushing and Popping Data on the Stacks
Data may be pushed or popped from the subroutine stack:
push (expr)
push (MDR)
pop (MDR)
On a push, the SSP is first incremented, then the data is written into the stack at
the address in SSP. A pop reverses the procedure.
Data may be pushed or popped from the current register stack:
rsppush (expr)
rsppush (MDR)
rsppop (MDR)
On rsppush() the RSP is decremented first, then the value is written to the stack
at the address given by RSP. A rsppop() reverses the procedure.
13.11. Counters
The 1401 microsequencer has 4 counters which can be used for loop
control. The loop() construct actually uses counter[O]. In general, you should
avoid modifying counter[0] inside a loop(). To initialize a counter:
counter[n] = expr where n=0,1,2,3
counter(n] = MDR
where expr is an arbitrary expression. Counters can be pushed or popped
from the subroutine stack:
push(counter[n])
pop(counter[n])
Counters can be decremented:
counter[n]--
Counter 0 can be conditionally decremented depending on the status of any
flag; for example:
if(!hflag0) counter[O]--
if(sign) counter[O]--
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The sign bit-reflects whether the last counter touched was negative (sign=l) or
positive (sign=O). It can be set or cleared by:
sign = 0
sign = 1
13.12. User Programmed Loops
The counters can be used to control loop execution. The key command
is:
if(counter[n]--) goto(rsp[n]) where n=0,1,2,3
This command decrements counter [n]. If it was negative before t'e
decrement, then it jumps to the address in the register stack at rspt-n.
Otherwise, it continues on to the next instruction. As an example of its use, a
loop command of the form:
loop(14) (
RS=RS[U], DCU=DCD;
A[4]=A[U] [4], DCU=DCD;
I
is equivalent to:
push (counter[0]);
counter[0] = 14 + 0x8000 - 2;
rsppush(pc);
RS=RS[U], DCU=DCD;
A[4]=A[U] [4], DCU=DCD, if(counter[O]--) goto(rsp[0]);
rsp++;
pop(counter [0]);
The first instruction pushes the current contents of counter(0] onto the
subroutine stack. The next initializes counter [0]. Note that because the
if (counter) loop instruction jumps back to the beginning of the loop when the
counter is negative, and because the sign of the counter is tested before the
decrement, we have to add 0x8000 -2 to the actual loop count of 14 to get the
initial counter[O] value. The third line pushes the PC onto the register stack.
Because the PC always points to the next instruction to be executed, this places
the address of the first instruction in the loop into rsp [0]. We then have the two
s __
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instruction loop body. The last line of the loop not only does the AAP
operations, but also tests and decrements counter [O], and conditionally
jumps back to the beginning of the loop. Finally, after 14 iterations the
conditional goto () fails, and we advance to the lines following the loop. These
increment rsp, thus popping the old loop starting address off the register stack,
and pop the old value of the counter[0] off the subroutine stack.
There are two other loop constructs that may be helpful in certain
circumstances. A branch comand executes a 2 or 3-way goto (). The simpler
form is:
branch(n,expr)
This decrements counter [n]. If it was negative before the decrement, then it
jumps to the address given by rsp [n]. Otherwise, it jumps to the address given
by the expression. A 3-way branch is given by:
branch (n, <flag>, expr)
branch (n, !<flag>,expr)
This decrements counter [n ]. If it was negative before the decrement, then it
executes goto (rsp [n] ). Otherwise, if the <flag> is set (or not set, if preceded
by '!') then it does goto (expr). Otherwise, it continues to the next instruction.
A branch may use <flag>'s mdrand, mdror, mdrsign, or hflagO, but not
sign.
A different loop exit command is:
loopexit (n, expr)
This command tests the value of counter [n]. If negative, it executes
goto (expr) and sets counter [n] back to the value in rsp [n]. Otherwise, it
decrements counter [n] and continues to the next instruction.
13.13. Status Register
The 1401 has a 16-bit status register which contains various bits which
may be of interest.
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Status Register Bit Assignments
Bit# Function (1/0)
15 Interrupt Mask Bit 9
6 Interrupt Mask Bit 0
4,5 Relative Jump Width Selection
(set this to 00 for 16 bit width)
3 Select GSP/LSP
2 Enable/Disable Interrupts
1 Set/Clear Sign Bit
0 Transparent/Latched Interrupts
The status register may be read or written:
SR = MDR
MDR = SR
or it may be pushed or popped from the subroutine stack:
push (SR)
pop (SR)
13.14. Host Interface Registers
Two flags in the host interface can be manipulated by the AAP array
program. The HlntR flag can be set to request an interrupt from the host. The
following can be executed:
hintr = 1
hintr = 0
The first requests a host interrupt, the second clears the request.
Another flag, HulntR is used by the host to request a level 8 micro-
interrupt. This interrupt will only occur if the 1401 has enabled interrupts. To
clear the micro-interrupt request before the AAP code returns from the interrupt,
execute:
huintr = 0
13.15. Interrupt System
There are a large number of commands in the 1.401 repertoire to support
the interrupt system, and to reconfigure the 1401 in various ways. Ordinarily,
the user should never touch any of these commands. In supervisor mode,
however, the compiler allows the user to specify any 1401 sequencer command
by using:
sequencer (seq)
sequencer(seq, expr)
sequencer (seq, MDR)
where seq is a 1401 sequencer command, as described in the spec sheet, and
expr is an optional expression for the micro-constant field. Useful facts to know
when programming the interrupt system are that the stack overflow interrupt is
level 9, microcode breakpoint bit is level 7, host micro-interrupt huintr is level 8,
and the counter overflow is level 0 (this should probably not be used). 16-bit
relative address width is assumed (do not attempt to change this). Write Control
Store (wcs) and Interrupt Hold Control (ihc) sequencer instructions are not
supported by the hardware.
The most useful sequencer instructions are probably:
sequencer(ccir) sequencer(cair)
sequencer (rtnir)
sequencer (disir) sequencer(enair)
sequencer (slir) sequencer (stir)
sequencer (rdiv)
sequencer (wriv,dr) sequencer (wriv, expr)
sequencer(slrivp,mdr) sequencer(slrivp,expr)
sequencer (irmbc,mdr) sequencer (irmbc,expr)
sequencer(irmbs,mdr) sequencer(irmbs,expr)
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See the 140tospec sheet for details on the operation of these instructions.
13.16. Clock Period
Normally, the clock period is automatically selected by the compiler
based on careful analysis of the actions requested in each micro-instruction.
Because the compiler does not keep track of what values will be in the status
registers or in RS at any time, on conditional AAP commands it will choose the
most pessimistic assumptions and force a relatively slow clock. If you can
accurately predict the actual propagation delay on a given instruction, you can
change the clock period with:
clock(n) where n=0,1,2,3
0 is the fastest clock period, 3 is the slowest. Do not use this command unless
you are VERY familiar with the hardware.
14. Technical details
Programming this machine is not particularly easy. The compiler tries
hard to identify why a given instruction won't work, but it is not infallible. The
simulator is particularly helpful for debugging code. By tracking undefined
values through the AAP array, it provides considerable insight into errors that
would be difficult to diagnose on the actual hardware.
Several hardware issues need to be kept in mind when programming
this machine. First of all, hardware resources that can be used in an instruction
are limited. There is only one micro-constant field; thus the following isn't legal
because it uses two separate constants:
pgreg - 0, goto(labell);
Only one A[ and one B[] register address may be used to compute with
or to load in an instruction. (A different B[] bit may be used as the status bit).
Furthermore, the compiler must be able to evaluate these addresses by the
second pass - they cannot be left for the linker to resolve.
Only one input direction can be specified. Choosing a conditional shift
direction by:
I
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if(LF) { B[15] = ID[R] } else { B[22] = ID[L] };
has two problems. You can't switch between right and left input directions in a
single statement, and you can't use two different B] addresses in a single
statement.
There are only two data busses; thus the following isn't legal because it
would require too much data movement:
DCU=DCD, DCL=DCR, SDU=SDD;
On the other hand, the following is legal because the compiler is able to
simultaneously load MAR and PGreg from the MARbus:
MAR = PGreg = MDR = 0x687;
Fields controlling the transfer over the data busses are also used to activate the
special path connecting MDR to the SDD/SDU inputs, and to enable MDR to
load output from the sequencer. Rules governing exactly how much data can
be transferred under all circumstances are rather complex, and are best derived
from the data bus diagram.
Certain fields are heavily multiplexed in the AAP and in the data bus
control. There is considerable interaction between loading RS and
programming the ALU. Thus, for example, the following cannot be done:
RS = RS & B[4];
because it does not happen to be possible to compute unconditionally with RS
and also load RS from the ALU. The status bit also gives rise to considerable
confusion. There is only one status bit, and sometimes the compiler needs to
use it in order to execute certain commands unconditionally. In particular,
computing with RS, CIR, CIU, or C unconditionally requires that the compiler
use status bit B[2] or B[3]. Thus conditional AAP tests cannot be performed with
these instructions. Furthermore, it happens to be impossible to compute with
RS and also use a ripple carry CIR or CIU, since these require opposite status
bit polarities. Other major conflicts occur in using RS or S to switch the ALU
input or the OD value. Switching is only allowed between certain specific pairs
of values; the choices are not at all obvious, and tend to be hard to remember
(either a status bit or RS can switch between <Input> and A[, but only RS can
switch between DIO and A[], etc.).
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Bypass paths can lead to some confusion. If the OD output value is
conditionally switched between ID[] and either A[], RS, or F, then the SPU, SPL,
SPR, and SPD latches should be set appropriately to control the bypass paths.
Beware when using CIR, CIU, COL, or COD ripple carry input and output
pins. These values are actually multiplexed over the DCR, DCU, DCL, and
DCD pins respectively. When in use, the corresponding DC pins are not
available for data transfer. Furthermore, data transfer in a diagonal direction is
not allowed.
Setting the SPx or the TRx flags is controlled by the same fields which
control the use of the ripple carry pins. Do not try to transfer data from the
busses or do bit-parallel arithmetic with parallel carry input/output while setting
these latches.
The field which selects the status bit also is used to enable LF to be
loaded. Thus you can't set LF and use any status bit except LF in the same
instruction. Don't try to compute with C, CIR, CIU, or RS while loading LF.
Similarly, the field which controls setting SLO or SL1 also controls the shift
direction. Do not move data on data path 1 at the same time that you load these
flags.
A two instruction preamble is automatically output by the compiler just
before it outputs the first instruction in the first file. If the beginning of the file
contains:
#absprog 1000
Start:
PGreg = 0;
Label2:
then the preamble will be at address Start (address 1000), and Label2 will be at
address 1003.
..........-
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Appendix A - Bacchus-Normal Form listing of the grammar
This is a concise description of the high level language which is used for
programming the AAP array. Unfortunately, multiplexing in the hardware makes
it impossible to realize all legal grammatical constructions. A back-end to the
compiler looks at entire statements and determines if the overall intent of the
line is possible or not.
Names enclosed in <...> are abstract terms which are defined elsewhere.
Names in bold are actual tokens. := means that the left hand side construct is
defined as being any of the constructs on the right, where the alternatives are
separated by or symbols, ''. Each construct is typically a series of terms and
tokens. Some terms are defined informally for convenience.
<program> <statement> <program>
NULL
<statement> :=
<directive> :=
<absprog> :=
<directive>
<declaration>
<codelabel>
<code>
<absprog>
<absdata>
<align>
<include>
<repeat>
<end>
#absprog <I
<absdata> := #absdata
<align> :=
<expr>
#align nibble
[ #align byte
expr>
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-I #align tribble
I #align short
<include := #include "<filename>"
I #include '<filename>'
<repeat> := #repeat <label> = <expr>: <expr> n <program> #end
<declaration> := nibble <data> ;
byte <data> ;
tribble <data>
short <data>;
global <labellist> ;
define <label> = <expr> ;
<loop>
(there are limitations on what can go inside a loop}
<data> := <label>
<label> [ <expr> ]
<label> = <expr>
<label> [ <expr> ] = { <exprlist> }
<label> [ = { <exprlist> }
<exprlist> := <expr> , <exprlist>
<expr>
<labellist> <label> , <labellist>
<label>
<codelabel> := <label>
<label>
<code> := <clauselist>
<clauselist> := <clause> , <code>
<clause>
<clause> := <controlclause>
i <seqclause>
_____ ___ _ C _ __
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<ifclause>
I <busclause>
<aapclause>
<controlclause> := <goto>
<call>
<return>
<idle>
<skip>
<sequencer>
<branch>
< loopexit>
<break>
<continue>
<loop>
<clock>
<stop>
<seqclause> := <counter>
<push>
<pop>
<rsppush>
<rsppop>
<sign>
<rsp>
<ssp>
<sr>
<huintr>
<hintr>
<ifclause> := if ( <seqtest> ) <condcontrol>
if ( <seqtest> ) { <condcontrol> }
I if ( counter [ <ind0123> ] - )
goto ( rsp [ <ind0123> ] )
if ( counter [ <ind0123> - )
{ goto ( rsp [ <ind0123> ] ) }
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! if ( <aaptest> ) <condaap>
I If ( <aaptest> ) <condaap> else <condaap>
<condaap> := <aapclause>
( caapclauses> }
<aapclauses> := <aapclause> , <aapclauses>
<aapclause>
<seqtest> := <seqtest2>
<seqtest2>
sign
<seqtest2> := mdrand
mdror
I mdrsign
I hflagO
<condcontrol>
!
I
I
I
I
I
I
I
:= <goto>
<call>
<return>
<idle>
<skip>
<condcounter>
<break>
<continue>
<stop>
<aaptest> := ! <aaptest2>
I <aaptest2>
<aaptest2> := LF
I B [ <ind4567> ]
<busclause> := <mdr>
<mem>
I <cin>
<DObus>
_-L 
__ 
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<aapclause> := <Fexprclause>
<RSclause>
<DIOclause>
<ODclause>
<SPclause>
<TRclause>
<Cclause>
<loop> := loop ( <expr> ) { <program> }
<goto> := goto ( <gotoaddr> )
<call> := call ( <calladdr> )
<break> := break
<continue> := continue
<gotoaddr> := MDR
<expr>
rel ( MDR )
rel ( <expr> )
stack [ MDR 
stack [ <ind64> ]
rsp [ <ind0123> ]
<calladdr> : MDR
<expr>
I rel ( MDR )
I rel ( <expr> )
<return> := return
<idle> := idle
<stop> := stop
<skip> := skip
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<sequencer>- : sequencer ( <label> )
I sequencer ( label> MDR )
I sequencer ( <label> , <expr> )
<branch> := branch ( <ind0123> , MDR )
I branch ( <ind0123> , <expr> )
branch ( <ind0123> , <seqflag> , MDR )
I branch ( <ind0123> , <seqflag> , <expr> )
<loopexit>:= loopexit ( <indO123> , MDR )
I loopexit ( <ind0123> , <expr> )
<counter> := counter [ <ind0123> -
I counter [ <ind0123> ] = MDR
I counter [ <ind0123> i = <expr>
<condcounter> := counter [ <indO> ] -
<push> :=
<pop> :=
push ( GSP )
I push ( SR )
I push ( counter [ <indO123> )
I push ( MDR )
I push ( <expr> )
pop ( GSP )
I pop ( SR )
I pop ( counter [ <ind0123> ] )
I pop ( MDR )
<rsppush> := rsppush ( PC )
I rsppush ( MDR )
I rsppush ( <expr> )
<rsppop> := rsppop ( MDR )
<sign> := sign = <indOl>
<rsp> := RSP = MDR
I RSP = <expr>
I -
RSP = GSP
RSP = LSP
IRSP
RSP ++
I RSP -= <ind4>
I RSP += <ind1234>
<ssp> := SSP -
ISSP ++
ISSP = MDR
SSP = <expr>
<sr> : SR = MDR
I SR = <expr>
<huintr>:= huintr = <indO>
<hintr> hintr = <indOl>
<clock> := clock ( <ind0123> )
<cin> := CIN = <indOl>
<mdr> : MDR = SSP
MDR = RSP
I MDR = SR
I MDR = <memloc>
I MDR = <DObusrhs>
<mem> : <memloc> = MDR
<memloc> := mem [ MDR ]
I mem [ <expr> ]
<DObus> := DCU = <DObusrhs>
DCD = <DObusrhs>
DCR = <DObusrhs>
DCL = <DObusrhs>
SDU = <DObusrhs>
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I SDD = <DObusrhs>
MAR = <DObusrhs>
PGREG = <DObusrhs>
MDRBUS = <DObusrhs>
MARBUS = <DObusrhs>
CIR = <DObusrhs>
ClU = <DObusrhs>
<DObusrhs> := MDR = <DObusrhs>
<DObus>
MDR
PGREG
MDRBUS
MARBUS
DCU
DCD
DCL
DCR
SDU
SDD
COL
COD
<expr>
<ODclause> := OD = <ODrhs>
<ODrhs> :A [ <ind32> ]
RS
<Input>
I <Fexpression>
<Input> := ID [ <dir> ]
A [ <dir> ] [ <ind32> ]
I RS [ <dir> ]
F <[ dir> ]
.................
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I broadcast [ <direven> ] ( <BUSsource> )
I broadcast [ <dirodd> ( <BUSsource> , <BUSsource )
<direven> : U
I D
I R
f L
<dirodd> : UL
UR
DL
DR
<dir> : <direven>
<dirodd>
SL
<BUSsource> := MAR
IMDR
I PGREG
I MARBUS
MDRBUS
<expr>
<SPclause> := SP = OD
I SP = OD = <ODrhs>
I SP = <ODrhs>
<RSclause> := RS = <Input>
RS = <Fexprclause>
<DlOclause> := DIO = DIO
I DIO = DIO [ U ]
DlO = DIO [ D ]
I DIO = <Fexprclause>
<Cclause> := C = CO
I C = <indOl>
- ~ ~ ~ ~ 
-- 
-I i 
--
86
<TRclause>-:= TR = SL [ <direven> ]
<Fexprclause> := A [ <ind32> ] = <Fexpression>
B [ <ind64> = <Fexpression>
RS = <Fexpression>
D10 = <Fexpression>
LF = <Fexpression>
SLO = <Fexpression>
SL1 = <Fexpression>
OD = <Fexpression>
IF = <Fexpression>
<Fexpression> := <Fexprclause>
<Fexpr2>
I <CARRYterm>
<Fexpr2> + <CARRYterm>
<Fexpr2> := F
<Aterm>
<Bterm>
<Aterm> <bop> <Bterm>
<Bterm> <bop> <Aterm>
<Aterm> := <Aterm2>
I <uop> <Aterm2>
<Aterm2> : A [ <ind32> ]
I RS
I DIO
I <Input>
I( RS ? <Input> : A [ <ind32> )
I( RS ? DIO : A [ <ind32> )
I ( RS ? <indO> : A [ <ind32> ] )
I( <aaptest2> ? <Input> : A [ <ind32> ] )
( <aaptest2> ? RS : A [ <ind32> ] )
<Bterm> := <Bterm2>
I <uop> <Bterm2>
<Bterm2> := B [ <ind64> ]
I O
I 1
(actually uses B[2])
(actually uses B[3])
<uop> := !
I 
I -
I +
<bop> := &
I I
IA
I!&
!l
I^
<CARRYterm> := 0
1
ICIR
CIU
IC
I( <aaptest2> ? C C: R )
I( <aaptest2> ? C : CIU )
<filename> :=a string
<label> := name starting with A-Z, a-z, $, _ and containing any number of A-Z,
a-z, 0-9, $, _
<expr> := expression using labels, numbers, operators, parentheses
<indO> := expression with value 0
<indOl> := expression with value 0 or 1
87
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<ind4> := expression with value 4
<ind1234> := expression with value 1,2, 3, or 4
<ind0123> := expression with value 0, 1,2, or 3
<ind4567> := expression with value 4, 5, 6, or 7
<ind32> := expression with value 0 through 31
<ind64> := expression with value 0 through 63
I -
89
Appendix B - Sample Program "A=A+B" (Add two arrays of data)
/* Add two four bit numbers in A[8:11] and B[31:34], storing result in
* A8:11]. Also relies on standard preamble to set B[2]0O, B[3]=1
* Copyright Bruce R. Musicus at MIT, 1988
* This version incorporates straight-line sequencer instructions
*/
global LoadA,LoadB,AddAB;
/* Load column index into A[8:11]
* Uses bypass paths, brings uconst via MARbus into DCU, propagates down
* the array. Sets ALU to F=D, writes into appropriate A address
*/
LoadA:
A[8] = broadcast[U] (OblO101010010101010);
A[9] = broadcast[U](Obl00OOOOOlOO110011001100);
A[10] = broadcast[U](ObllllOOOO11110000);
A[11] = broadcast[U] (ObllllllllOOOOOO111111100);
/* Load row index into B[31:34]
* Uses bypass paths, brings uconst via MDRbus into DCL, propagates
* right through the array. Sets ALU to FD, writes into appropriate
* B address
*/
LoadB:
8[31] = broadcast[L](Obl101010101010100);
B[32] broadcast[L](ObllOO10011001100);
B[33] - broadcast[L](OblllO00011110000);
B[34] = broadcast[L](ObllllllllOOOOOO0000000);
/* Compute A[8:12] A[8:11] + B[31:34]
* Brings appropriate A and B bits into ALU, adds together with carry,
* stores in A bit. Finishes by adding 0 to C register, store in A bit
*/
AddAB:
At8] - A[8] + B[31], C = CO;
A[9] - A9] + B[32] + C, C - CO;
At10] - A10] + B[33] + C, C CO;
A(11] - A[ll] + B[34] + C, C = CO;
A[12] C;
/* Halt the sequencer */
stop;
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Appendix C - Sample Program "Lowpass" (lowpass filter an image)
/* This program low pass filters a 4 bit image.
* Copyright Bruce R. Musicus at MIT, 1988
* It reads four 16x16 bit planes from the INPUT array into A[8:11],
* B[8:11]
* It then averages with the left neighbor (wrapping around), then
* averages the result with the right neighbor, then averaging that
with the upper neighbor, then averaging that with the lower
* neighbor, wrapping around the boundary each time. This effectively
* convolves the image with a standard 3x3 low pass filter kernel with
* values:
~* 1 2 1
~* 2 4 2
~* 1 2 1
* The 8 bit result is stored in both A[8:15] and B8:15].
*/
global INPUT,OUTPUT,BuildAdr,Read,AddLeft,AddRight,AddUp,AddDown;
global getit;
/* four 16x16 bit-planes of data */
#absdata 0
short INPUT[16*4] = 
0,0,0,0,0,0,0,0,0, 0,0, 0,0,0, 0,
0,0,00,0,0,0,0,0,0,0,0,0,0, 0,0,0,
Oxffff, Oxffff, Oxffff,
Oxe007, Oxe007, Oxe007,
Oxe3c7, Oxe3c7,
Ox03cO, Ox03cO,
0,0,0,
0,0,0,
0,0,0,
Oxlff8, Oxlff8, OxlffS,
Oxlff8, Oxlff8, Oxlff8, Oxlff8,
Oxlff8, Oxlff8, Oxlff8,
0,0,0
/* SOFFSET is the offset between successive 16 bit values in memory */
define SOFFSET = 16/4;
/* B OFFSET is the offset between successive bi- planes in memory */
define BOFFSET = 16*16/4;
/* PROGRAM */
Start:
pgreg - 0;
/* Brow[0] - S OFFSET
* Uses bypass paths, brings uconst via MDRbus into DCD, propagates up
* the array. Sets ALU to F=D, writes into appropriate B address
*/
BuildAdr:
B[0] - broadcast[D](SOFFSET);
/* Build 16 input addresses
* OD1 Brow[O0 = ID[u] + Brow[0], DCU=INPUT-OFFSET
* Uses asynchronous propagation of partial sum, brings constant into
* DCU via MDRbus, propagates down the array, adding OFFSET at each
* row. Sets ALU to F=D+B, writes into B[O]
*/
OD - B[0] ID[U] + B[0] + CIR, CIN 0, DCU - INPUT-S_OFFSET;
/* Arow[0] - BOFFSET
* Uses bypass paths, brings uconst via MDRbus into DCU, propagates down
* the array. Sets ALU to F=D, writes into appropriate A address
*/
A[0] - broadcast[U](B_OFFSET);
/* Get four bit-planes from memory starting at INPUT, using subroutine
* getit. Set RS = B[0]
*/
Read:
call(getit), RS = B[0];
call(getit), B[8] = A[8] = DIO; /* first bit plane */
call(getit), B[9] = A[9] = DIO; /* second bit plane */
call(getit), B10] A[10] = DIO; /* third bit plane */
B[11] = A[11] = DIO; /* fourth bit plane */
/* Add to the left neighbor, forming 5 bit sum in A8:12], B[8:12] */
AddLeft:
B[8] - A[8] A[L] [8] + B[8] + 0, C=CO, DCL=DCR;
#repeat k-9:11
B[(k] A[k] = A[L] [k] + B[k] + C, CCO, DCL=DCR;
#end
B[12] A[12] = C;
/* Add to the right neighbor, forming 6 bit sum in A[8:13], B[8:13] */
AddRight:
B[8] = A[8] = AR] [8] + B[8] + 0, C=CO, DCR=DCL;
#repeat k=9:12
B[k] = A(k] = AR] [k] + B[k] + C, C=CO, DCR=DCL;
#end
B[13] = A[13] = C;
/* Add to the up neighbor, forming 7 bit sum in A[8:14], B[8:14] */
AddUp:
_(-_·__ .. ... -1~_·--L---IIP·.^L-· - -
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B(8] A[8] = A[U] [8] + 88] + 0, C=CO, DCU=DCD;
#repeat k9:13
B[k] = Ak] = AU] [k] + B[k] + C, C=CO, DCU=DCD;
#end
B[14] A14] = C;
/* Add to the down neighbor, forming 8 bit sum in A[8:15], B8:15] */
AddDown:
B[8] = A8] = A[D] [8] + B8] + 0, C=CO, DCD=DCU;
#repeat k=9:14
B[k] = A[k] = A[D] [k + B[k] + C, C=CO, DCD=DCU;
#end
B8153 = A15] = C;
/* Halt */
stop;
/* Subroutine for fetching one bit-plane of data from memory
* RS = set of 16 addresses in 16 rows
* DIO = shift data into here
* Use loop(14) to repeat the main portion of the memory fetch code
* Brow([O] original addresses
* Arow[O] = offset to next batch of 16 addresses
*/
getit:
RS=RS[D], MAR=DCD=DCU;
RS=RS[D], MAR=DCD=DCU, MDR=mem(MAR];
loop(14) {
RS=RS(D], MAR=DCD=DCU, MDR=mem[MAR], DIO=DIO[D], SDD=MDR;
B[O]=B[O]+A[O]+CIR, CIN=0O, MDR=mem[MAR], DIO=DIO[D], SDDMDR;
return, DIO=DIO[D], SDD-MDR;
1 - - -
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Appendix D - Sample Program "Sobel" (edge gradient operator)
/* This program applies a SOBEL edge derivative to a 4 bit image.
* Copyright Bruce R. Musicus at MIT, 1988
* It reads four 16x16 bit planes from the INPUT array into A8:11],
* B[8:11] and creates an extra copy in A[16:19],B[16:19]
* To create the vertical gradient in A[8:14],B[8:14], it averages with
* the left neighbor (wrapping around), then averages the result with
* the right neighbor, then averages the result with the upper
* neighbor, then differences the result with the lower neighbor.
* This has the effect of convolving with the 3x3 smoothed
* differentiating kernel:
* 1 2 1
* 000
* -1 -2 -1
* To create the horizontal gradient in A16:22],B[16:22], it averages
* up, then down, then right, then differences with the left. This has
* the effect of convolving with the 3x3 smoothed differentiating
* kernel:
* -1 0 1
* -2 0 2
* -1 0 1
* Finally, it computes the absolute value of the two gradients, using
* the LF bit to conditionally negate the numbers, then adds the
* absolute values into B[8:15].
*/
/* External subroutine getit() used to pipeline data out of memory */
global getit;
/* Four 16x16 bit-planes of data
* it's a picture of rectilinear blocks with amplitudes 0,4,8,12
*/
short INPUT[64 -
0,0,0,0,0,0,0,0,0,0,0,0,0, 0, 0,0, , ,0,
0,0,0,0,0,0,0,0,0, 0,00,0,0,0,
Oxffff, Oxffff, Oxffff,
Oxe007, Oxe007, Oxe007,
Oxe3c7, Oxe3c7,
Ox03cO, Ox03cO,
0,0,0,
0,0,0,
0,0,0,
Oxlff8, Oxlff8, Oxlff8,
Oxlff8, Oxlff8, Oxlff8, 0xlff8,
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0xlff8, OxlffS, 0xlff8,
0,0,0
/* S_OFFSET is the offset between successive 16 bit values in memory */
define SOFFSET = 16/4;
/* BOFFSET is the offset between successive bit planes in memory */
define BOFFSET = 16*16/4;
/* PROGRAM */
pgreg 0;
/* Build a set of 16 input addresses in rows of B[0]
* Start by setting each row of B[0] to the offset S_OFFSET
* Then do a ripple, bit parallel sum to form all 16 addresses
* Finishes by putting the offset to the next set of 16 addresses in
* rows of A[0]
*/
BuildAdr::
B[0] - broadcast[DI(S OFFSET);
B[(] B[0] + FU] + CIR, CIN 0, DCU - INPUT-SOFFSET;
A[0] broadcast[U] (B_OFFSET);
/* Get four bit-planes from memory starting at INPUT
* Uses subroutine getit, which moves the addresses to RS, pipeline
* shifts out the addresses to MAR, through memory, and moves data via
* MDR into the DIO registers, shifting up. It concludes by adding
* A(0] into B[0], producing the next set of 16 addresses, and copying
* the result into RS for the next call to getit().
*/
Read::
call(getit), RS-B[0]; /* copy B(0] into RS the first time
*/
B(16] = A(16] - DIO; /* copy first bit plane into
B[16],A[16] */
call(getit), B[8] A[8] DIO; /* and also into B[8],A[8] */
B[17] - Al17] - DIO; /* copy second bit plane into
B[17],A(17] */
call(getit), B[9] - A9] DIO; /* and also into B[9],A[9] */
B[18] - A[18] - DIO; /* third bit plane into B[18],A[18]
*/
call(getit), B[10] A[10] = DIO; /* and also into B(10],A[10]
*/
B[19] = A(19] = DIO; /* fourth bit plane into B[19],A[19]
*/
B[11] = A[11] = DIO; /* and also into B[ll],A[11] */
/* VERTICAL GRADIENT
* Add to the left neighbor, forming 5 bit sum in A[8:12], B[8:12]
*/
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VAddLeft :
B[8] - A[8] - A[L][8] + B[8], CCO, DCL-DCR;
#repeat k-9:11
B[k] - A[k] = A[L] [k] + B[k] + C, C=CO, DCL-DCR;
#end
B[12] - A[12] = C;
/* Add to the right neighbor, forming 6 bit sum in A[8:13], B8:13]
*/
VAddRight::
B[8] - A[8] = A[R][8] + B[8], C=CO, DCR-DCL;
#repeat k=9:12
B[k] = A[k] = A[R] [k] + B[k] + C, CCO, DCR-DCL;
#end
B[13] - A[13] = C;
/* Add to the up neighbor, forming 7 bit sum in A8:14], B[8:14]
*/
VAddUp::
B[8] = A[8] = A[U][8] + B[8], C=CO, DCU-DCD;
#repeat k-9:13
B[k] - A[k] - A[U] [k] + B[k] + C, C-CO, DCU-DCD;
#end
B[14] = A[14] = C;
/* Subtract the down neighbor, forming 7 bit two-complement difference
* in A[8:14], B8:14] (note this would usually be 8 bit, but not in
* this case)
*/
VSubDown::
B[8] = A[8] = B8] - A[D] [8] + 1, C-CO, DCD-DCU;
#repeat k=9:14
B[k] = A(k] B[k] - A[D] k] + C, C=CO, DCD-DCU;
#end
/* Set B[8:13] - absolute value (B[8:14])
* This is surprisingly difficult! The idea is to negate the value
* and conditionally load it into B[] if it was negative.
* Unfortunately, the status bit not only controls whether or not B[]
* is loaded, but also whether the C or CIU/CIR carry input is used.
* Moreover, the only operations which set the carry output correctly
* are B[] + A[] and B[] - A[]. Put it all together, and the
* following method is one of the few which works
* Copy -A[8:13] into A[8:13]
* Then, if B[14] is negative, copy A back into B[], giving a positive
* result.
* This gives a 6 bit absolute value of the original 7 bit two's
* complement number
*/
VAbs::
A[8] O0 - A8] + 1, C=CO;
#repeat k=9:13
A[k] - 0 - A[k] + C, CCO;
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#end
LF - B14];
#repeat k8:13
if(LF) { B[k] = A[k]};
#end
/* HORIZONTAL GRADIENT
* Add to the up neighbor, forming 5 bit sum in A[16:20], B[16:20)
2/
HAddUp::
B[16] A[16] = A[U] [16] + B[161, C=CO, DCU=DCD;
#repeat k17:19
B[k] = A[k] = A[U] [k] + B[k] + C, C=CO, DCU=DCD;
#end
B[20] A203 = C;
/* Add to the down neighbor, forming 6 bit sum in A[16:21], B[16:21]
*/
HAddDown::
8[16] A[16] = A[D][16] + B[16], C=CO, DCD-DCU;
#repeat k17:20
B[k] = A[k] = A[D] [k] + B[k] + C, CCO, DCD-DCU;
#end
B[21] = A21] = C;
/* Add to the right neighbor, forming 7 bit sum in A[16:22], B[16:22]
*/
HAddRight::
B[16] ) A[16] = A[R][16] + B[16], CCO, DCR=DCL;
#repeat k-17:21
8[k] - Ak] = A[R] [k] + B[k] + C, CCO, DCR-DCL;
#end
B(22] A[22] = C;
/* Subtract the left neighbor, forming 7 bit difference in A[16:22],
* B[16:22]
*/
HSubLeft::
B[16] - A16] - B[16] - A[L][16] + 1, C=CO, DCL=DCR;
#repeat k-17:22
B[k] - A[k] = B[k] - A[L][k] + C, CCO, DCL=DCR;
#end
/* Set B[16:21] = absolute value (B[16:22])
* Copy -A[16:21] into A[16:21]
* Then, if B[22] is negative, copy A[] back into B[], giving a positive
* result.
* This gives a 6 bit absolute value of the original 7 bit two's
* complement number
*/
HAbs::
II
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A[16] - 0 - A16] + 1, C=CO;
#repeat k-17:21
A[k] 
- 0 - A[k] + C, C=CO;
#end
LF - B[22);
#repeat k=16:21
if(LF) Bk] = A[k]};
#end
/* Finally, sum the two magnitudes B[16:22] = B[8:13] + B[(16:21]
* Use RS as intermediate variable
*/
SumMag::
RS = B[8];
B[16] RS + B[16], C=CO;
#repeat k9:13
RS = B[k];
B[k+8] RS + Bk+8] + C, C=CO;
#end
B[22] = C;
/* Halt */
stop;
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Appendix E - Sample Program "Transpose" (transpose bit array)
/* This program converts 16 words in data memory at location INPUT to
* bit-plane storage at location OUTPUT
* Copyright Bruce R. Musicus at MIT, 1988
*
/* Data arrays in data memory */
short INPUT[16] = 
Oxaaaa, Oxcccc, OxfOfO, Oxff00,
Oxaaaa, Oxcccc, OxfOf0, Oxff00,
0x5555, 0x3333, 0x0fOf, 0x00ff,
0x5555, 0x3333, 0x0fOf, 0x00ff };
short OUTPUT[16];
/* OFFSET is the offset between successive 16 bit values in memory */
define OFFSET = 4;
/* PROGRAM */
Start::
pgreg = 0;
/* Build a set of 16 output addresses in rows of Bl[]
* Start by setting each row of B1] to the offset OFFSET
* Then do a ripple, bit parallel sum to form all 16 addresses
* Finishes by building 16 input addresses in rows of RS and All] by
* adding OUTPUT-INPUT to every row of B[1]
*/
BuildAdr::
B[1] = broadcast[U] (OFFSET);
B[1] - B[1] + F[U] + CIR, CIN - 0, DCU - OUTPUT-OFFSET;
A[1] - broadcast[U] (INPUT-OUTPUT) + B[1] + CIR, CIN-O;
RS - A[1];
/* Read 16 shorts from data memory from location INPUT
* Shifts addresses in RS up, into MAR, reads memory into MDR, shifts
* MDR up into DIO registers. In pipeline fashion, this takes 18
* instructions total.
*/
GetInput::
RS - RS[D], MAR = DCU;
RS = RS[D], MAR = DCU, MDR = mem(MAR];
loop(14) {
RS = RS[D], MAR = DCU, MDR mem[MAR], DIO = DIO[D], SDD =
MDR;
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MDR - mem[MAR], DIO - DIO[D], SDD - MDR;
DIO - DIO[D], SDD MDR;
/* Copy data into A[O]
* Copy output addresses into DIO
* Then shift output addresses up into MAR, shift data right into MDR,
* and write MDR into memory at address MAR.
* Using pipelining, requires 15 cycles
*/
Switch::
A[O] - DIO;
DIO 3 8[1];
MAR - SDU, DIO = DIO[D], A[O] = A[L][O], MDR - DCR;
loop(15) (
MAR = SDU, DIO = DIO[D], A[O] A[L] [O], MDR - DCR, memCMAR]
- MDR;
mem[MAR] = MDR;
stop;
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Appendix F - Sample Program "Diamond" (shift in diamond pattern)
/* This program loads a 4 bit array into A[8:11], then shifts the
* pattern along a diamond-shaped path, first down-right, then
* down-left, then up-left, then up-right. The MARbus and MDRbus data
* paths are used to wrap data from the DC pins both horizontally and
* vertically.
*
* Copyright Bruce R. Musicus at MIT, 1988
/*
/* Uses external subroutine getit() to pipeline data in from memory */
global getit;
/* four 16x16 bit-planes of data */
short INPUT[16*4] = {
ObO101010101010101,
Ob1010101010101010,
ObO101010101010101,
Ob1010101010101010,
ObO10101010100101,
Ob1010101010101010,
ObO101010101010101,
Obl010101010101010,
ObO101010101010101,
Ob1010101010101010,
ObO101010101010101,
OblO10101010101010,
ObO101010101010101,
Obl010101010101010,
Ob0101010101010101,
Ob1011010101010010,
Ob0011001100110011,
ObO110011001100111,
Ob1100110011001110,
Ob001100110011100,
Ob0011001100111001,
ObO110011001110011,
Ob1100110011100110,
Obl001100111001100,
b0011001110011001,
ObOOOO110011100110011,
ObllOOll1001100110,
OblOO1110011001100,
ObOOlllOO110011001,
ObOlllOOllOOllOOll,
Ob1110011001100110,
ObllOOllOO110011001100,
Ob000111100001111,
Ob0001111000011111,
ObOO11110000111111,
__
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Ob0111100001111111,
0b1111000011111110,
0b1110000111111100,
0b1100001111111000,
0b1000011111110000,
ObOO00111111100001,
Ob0001111111000011,
Ob0011111110000111,
0b0111111100001111,
Ob1111111000011110,
0b1111110000111100,
Ob1111100001111000,
0b1111000011110000,
ObOO000000O11111111,
ObOO00000O111111111,
Ob0000001111111111,
ObOOOOOlllllllllll00011111111111,
Ob0000111111111111,
ObOO001111111111111,
ObOO11111111111111,
Ob0111111111111111,
Oblllllllllllll100,
Ob1111111111111000,
Obllllllllllll0000,
Ob1111111111100000,
Ob1111111111000000,
Ob1111111110000000,
ObllllllllOO00000000
/* S OFFSET is the offset between successive 16 bit values in memory */
define SOFFSET - 16/4;
/* BOFFSET is the offset between successive bit planes in memory */
define BOFFSET - 16*16/4;
/* PROGRAM */
Start::
pgreg = 0;
/* Build a set of 16 input addresses in rows of B[O]
* Start by setting each row of B0] to the offset S_OFFSET
* Then do a ripple, bit parallel sum to form all 16 addresses
* Finishes by putting the offset to the next set of 16 addresses in
* rows of A[O]
*/
BuildAdr::
B[0] = broadcast[D](SOFFSET);
B[O] = B(O] + F(U] + CIR, CIN = 0, DCU = INPUT-S OFFSET;
A[O] = broadcastU](B_OFFSET);
_ I __I___IIIX_··_l__l----
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/* Ge- four bit-planes from memory starting at INPUT
* U external subroutine getit()
* Se_ RS - B[O] to start. getit() updates addresses in RS and B[O]
* at the end of each call
* Data returned in DIO registers, and is saved in A[8:1l]
*/
Read::
call(getit), RS = B[0];
call(getit), A[8] = DIO;
call(getit), A[9] = DIO;
call(getit), A[10] = DIo;
A[11] = DIO;
/* first bit plane */
/* second bit plane */
/* third bit plane */
/* fourth bit plane */
/* Shift the pattern down and right */
ShiftDR::
#repeat n-8:11
a(n] = a[ul][n], dcu=dcd,
#end
dcl=dcr;
/* Shift the pattern down and left */
ShiftDL::
#repeat n8:11
a[n] a[ur] [n], dcu=dcd,
#end
dcr-dcl;
/* Shift the pattern up and left */
ShiftUL::
#repeat n-8:11
a[n] = a[dr] [n], dcd=dcu,
#end
dcr=dcl;
/* Shift the pattern up and right */
ShiftUR::
#repeat n8:11
a[n] = a[dl][n], dcd-dcu,
#end
dcl=dcr;
/* Halt */
stop;
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Appendix G - Sample Subroutine "Getit" (read bit plane in memory)
/* Subroutine for fetching one bit-plane of data from memory
* RS = set of 16 addresses in 16 rows
* DIO = shift data into here
* Use loop(14) to repeat the main portion of the memory fetch code
* Brow[O] - original addresses
* Arow[O] - offset to next batch of 16 addresses
*/
global getit;
getit:
RS-RS D], MAR=DCD=DCU;
RS-RS[D], MAR=DCD=DCU, MDR=mem[MAR];
loop(14 ) 
RS-RS[D], MAR=DCD-DCU, MDR-mem[MAR], DIO-DIO[D], SDD-MDR;
B[O]-B[O]+A[O]+CIR, CIN-0, MDR-mem[MAR], DIO-DIO[D], SDD-MDR;
return, DIO=DIO[D], SDD-MDR;
____ _^1_1 ___II ·__I_
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Appendix H - Sample Program "Snake" (serpentine shift path)
/* SNAKE
Copyright Bruce R. Musicus at MIT, 1988
Builds a snake-like programmed data flow path, propagating right in the
even rows and left in the odd rows, flowing down on the sides between
rows. After programming the SLO,SL1 registers for this path
configuration, it then uses asynchronous propagation along this path to
accumulate a count from 0 to 255 in successive PE's on the path. For
fun, it then shifts the path "right", moving the 8-bit counts one step
down the path.
The count generation is quite elegant. Each processor adds 1 to the
value of the count forwarded from the previous processor on the chain,
stores each bit of the result, forwards the sum to the next processor,
and saves the carry bit locally. Bit serial arithmetic is used,
together with asynchronous ripple summation.
This version uses the sequencer to control loops
BEWARE: this AAP program is amusing primarily because it illustrates a
worst case propagation path scenario. In order for the count chain to
generate the correct count, data must ripple through 256 processors
before the next clock edge. This simulator has considerable trouble
resolving the weird serpentine asynchronous ripple propagation,
requiring 32 separate iterations of each step of the Count section
before all variables become defined. This propagation path is so slow
that the hardware cannot stretch the clock cycle long enough to work
properly (at best the hardware can wait for propagation through about 24
processors).
*/
/* Define global variables */
global BuildPath,MarkUL,ClearB,Count,Shift;
/* Build the Snake Path:
* First set B[8]=1 in the odd rows
* Then set A[O]1 in the rightmost column
* Set A[1]- in the leftmost column
*/
BuildPath:
B[8] = broadcast [R] (OxAAAA);
A[O] = broadcast(D](OxOOO1);
A[1] = broadcast[U] (0x8000);
/* Now set LF=l in the right 15 PE's of even rows
* In these processors, set B[O:1] = 3
*/
LF !B[8] & !A[1];
if(LF) { B[O] = 1};
if(LF) { B[1] = 1};
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/* Now set LF-1 in the left 15 PE's of odd rows
* In these processors, set B[0:1] - 1
*/
LF - B[8] & !A[0];
if(LF) ( B[O] = 1};
if(LF) { B[1] = 0};
/* Now set LF-1 in the left PE of even rows and the right PE of odd rows
* In these processors, set B[0:1] 1
* Use A[5], B10] as temps
*/
RS - !B(8] & A[1];
B[10] - RS;
RS B[8 & A[O];
A[5] - RS;
LF = A[5] I B[10];
if(LF) {B[0] - 01;
if(LF) B[1] = 0};
/* Copy the values in B[0:1] into SLO/SL1
* These determine the shift direction on the snake path
* 3 - from left, 1 = from right, 0 from above
* Also set TR latches appropriately
*/
SLO = B[0];
SL1 - B[1];
TR SL[D], DCD = Oxffff;
TR - SL[R], DCR - Oxffff;
/* Set B11]-1 in the top row (a temp)
* Then set RS-1 in the top left PE - all others have RS=0
* Also set A[2]-1 (a temp)
*/
MarkUL:
B[11] - broadcast[R](0x0001);
RS B[11] & A[1];
A[2] - 1;
/* Build a count chain in the PE's
* Start by clearing B[20:27] - 0 (a 9 bit counter in B[20:27]
*/
ClearB:
#repeat k20:27
B[k] 0;
#end
/* Do an asynchronous ripple sum, bit serial, into the 9 bit counters
* The top left processor starts by adding 1 to the value -1
* All other processors take the sum bit from the previous processor
* in the snake chain, add 1, and save in B[20:27]
* After each bit, the carry output is saved in C, and reused for the
* next bit
___I _____I__ ·__ _ __ ___I -------·.ll^---L1^111 Ipl -II II .----
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* After all this, each PE has an 8 bit value equal to its position in
* the snake chain
*/
Count:
B[20] (RS ? F[SL] : A(2]) + B[20] + 1, C=CO;
#repeat k=21:27
B[k] = (RS ? F[SL] : A[2]) + B[k] + C, C=CO;
#end
/* Shift the count chain in a snake pattern by 1 PE
* Prepare by copying A[20:27] = B[20:27]
* Then shift each bit of the A[] copy down the snake path (force
* fastest clock period because longest shift is only 1 PE long)
*/
Copy:
#repeat k=20:27
AEk] B[k];
#end
Shift:
#repeat k20:27
A(k] = A[SL] [k];
#end
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This manual describes the behavior of three programs for the OKI AAP
array. The "aaplink" program is a linker, which takes one or more object files
written by hand or by the micro-compiler, resolves as many forward references
and global references as possible, and outputs another object file. If all
expressions have been evaluated, this file is now suitable for entering into the
simulator. The "aapload" program works in a similar manner, linking together
one or more object files, but its output is a download file suitable for entering
into the OKI AAP array processor hardware. The aapdecode" program is a
useful tool for translating a download file back into an object file. This reverse
translation does not perfectly preserve the label definitions, but it is often
sufficient for checking the contents of a download file. We discuss each of these
programs in turn in the following sections.
1. File Name Conventions
All these programs will accept arbitrary names for the input and output
files. However, certain default extensions to the file names can be used to
differentiate the various versions of each AAP program file:
.aap source program file (micro-compiler input)
.ob j object file (micro-compiler output, linker/loader input)
.Ink linker output file (simulator input)
. Id loader output file (can be downloaded into hardware)
.dcd decoder output file
. scr script file for the simulator
2Each program will look for input file names as specified by the user. If not
found, the program will try adding the default extension to the name and looking
for that file name. Only if this file name is not found will the program declare an
error. On output, each program constructs a default output file name using the
first input file name and adding the default output file name extension. If the
input file name had the default extension, it will be replaced by the output
extension. Thus, for example:
aaplink filel file2
will link together an input file named either "file1" or "file1.obj" with another input
file named "file2" or "file2.obj", producing an output file named "filel .nk".
2. AAPLINK - An Object File Linker
The output of the micro-compiler is an object file, containing definitions of
micro-code words, arrays of data to be loaded into memory, and label
definitions. This file is in ASCII, and may be read or edited by hand, if so
desired. Object files can also be written directly, thus giving complete flexibility
to set every bit of each micro-code word.
When the micro-compiler translates source code into object files, it does
not attempt to evaluate every expression in the program. Instead, expressions
which it cannot evaluate will be copied verbatim into the object file. It is the
linker's job to try to evaluate all these expressions, producing a new object file
with all remaining expressions replaced with constant values. The linker
processes the object files with two sets of passes. In the first pass, it builds a
symbol table defining all code, data, and defined labels in all object files.
Completing this table may require multiple passes over the files. As it builds the
table, it tries evaluating all expressions it encounters. When no more
expressions can be evaluated, the linker performs a final pass over the object
files. On this last pass, it resolves both "backward' and "forward' references to
code, data, or defined labels, where the label used in an expression is defined
respectively before or after this point in the file. It inserts object files which have
been included with a "#include" directive. It resolves references to global labels
defined in other object files. It combines all the object files into a single output
file, called a "link" file.
3If the object files do not refer to any global labels defined in other files,
and if they use only backward references (referring to labels which are defined
earlier in the file), then processing them through the linker is unnecessary. The
simulator can load them directly. Otherwise, using the linker will be necessary.
2.1 Starting the program
On the Macintosh, double click the "load/link/decode" icon to start the
program. It will first ask you to type a UNIX-style command line of the form:
aaplink [options] [files]
On UNIX or the IBM-PC, simply type this command line directly. If no arguments
are supplied on the command line, then the program will prompt the user for
each argument in turn. This is probably the easiest way to use the program.
The information requested as is follows:
a) On the Macintosh, the program first asks whether you wish to link, load,
or decode the input files. Type 'k', 'd', or 'e' to specify your choice.
b) The program asks for a list of input filenames, separated by spaces.
Each filename should refer to an object file, and they should be listed in
the order you wish them to be loaded into memory. To save typing, you
may skip typing the ".obj" extension for the input filenames, since this is
automatically checked by the program.
c) Next the program asks for an output filename, where it will output the
linked object file. By default, hitting <Return> will cause the linker to use
a name constructed from the first input file, with any ".obj" extension
stripped off, and with the extension ".Ink" tacked on. Typing a specific
name in response to this question will cause the linker to use the given
name instead. The output filename should be different than any of the
input filenames - otherwise, the linker will complain.
c) Finally, the linker asks for a series of options:
i) First it asks if you wish to force the micro-code to start loading at a
particular address. Hitting <return> will cause the default loading
to start at address 0. This initial starting address will be
4- overridden by an #absprog command in the object file which has
been inserted either in the original source code, or as a result of
specifying a starting address to the micro-compiler. Responding
to the question with a specific address, however, will force the first
code label or code line to start at the given address, ignoring any
preliminary #absprog commands in the object file. Decimal,
hexadecimal, octal or binary format may be used for the address.
ii) Next it asks if you wish to force the data to start loading at a
particular address. Hitting <return> will cause the loading to
default to data memory address 0. This default starting address
will be overridden by an #absdata command in the object file.
Responding to the question with a specific address, however, will
force the first data elements to start at the given address, ignoring
any preliminary #absdata commands in the object file. Decimal,
hexadecimal, octal or binary format may be used for the address.
iii) Finally, the program asks whether you wish the evaluated
expressions in the output file to be written in hexadecimal (h),
binary (b), octal (o), or decimal (d). The default is hexadecimal.
By specifying arguments on the command line, you can avoid having to
answer all these questions. Simply list all the input file names in order following
the name of the command. Other specifications are stated using option
switches:
-o outname causes the output object file to be written under the
name "outname" instead of to the default name.
-p address will start loading micro-code at the given address
regardless of any initial #absprog starting address in
the input files.
-d address will start loading data at the given address
regardless of any initial #absdata starting address in
the input files.
-mh use hexadecimal output values
use decimal output values-md
use octal output values
-mb use binary output values
(On the IBM-PC, a '/' may be used instead of '-' to flag an option.) For example,
suppose there are three input object files named TEST1, TEST2 obj, and
TEST3. obj. Then:
aaplink TEST1 TEST2
will link together object files TEST and TEST2. ob j into a new output file
named TEST 1. lnk.
aaplink TEST3 TEST2.obj TEST1 -p 1024 -d 0x34 -owowee.wow
will link files TEST3 . ob j, TEST2 . ob j, and TEST! into a link file named
wowee. wow. Microcode will begin loading at address 1024 in program memory,
regardless of any initial #absprog directive, and data will begin loading at
address 52 (hexadecimal 0x34) in data memory, regardless of any initial
#absdata directives. (Note that #absprog directives after the first microcode
word or label, and #absdata directives after the first data variable will be
followed.)
The linker will process the object files in order, and may have to iterate
over the files several times to fully resolve all the expressions. After each
iteration, it will print the number of remaining undefined expressions and labels.
When the linker determines that no further improvement is possible, it performs
one final pass, outputting the processed link file as it goes. On this final pass,
the input object files are copied except for the expressions, which are replaced
with their computed values, written in the selected display style. Expressions
which cannot be evaluated are left alone. The linker makes sure that each line
in each input file corresponds to exactly one line in the output file. The linker
also produces a variety of error messages on this final pass. Each error is
tagged with the object file and line number where the error occurred, as well as
the source file and source file line number which was originally responsible for
the fault. (If the object file was written by hand, and was not compiled from a
source file, then this information may be ignored.) In addition, the linker prints
the offending line with a '?' positioned after the error, and gives a description of
the problem.
-mo
6Error messages and other status information are output to stderr. On
UNIX, these can be saved by redirecting stderr to a file. On the Macintosh,
these can be saved by adding the argument ">> errorfile" to the command
line, where errorfile is the name of the error file.
2.2 Additional linker activities
A few additional things are also done by the linker. If default starting
addresses for code and/or data are specified, the linker will prepend #absprog
and #absdata declarations to the output file with these values. Also, just before
processing each object file into the output, the linker outputs a
'@objectfilename' declaration to indicate that the following code, data, labels,
and declarations came from the named object file. Object code files inserted
with an #include directive are also marked with a '@filename' directive, which
indentifies the following material as having come from the named file. After the
included file, and any material it has included, is processed, another
'@filename' directive is output to return to the original source file declaration.
(Note that #include directives will only appear in hand-written object files - the
micro-compiler does not output such directives to an object file.) For further
technical details, see the appendix.
3. AAPLOAD - An Object File Linker and Loader
The "aapload" program operates in virtually the same manner as
"aaplink", except that its output is a download file, rather than an object file.
Download files are ASCII, and can be read or edited by hand, but their format is
optimized for downloading into the OKI AAP array hardware. These files have
no embedded comments. Codeword declaration lines are tagged with a
loading address and a parity check. Data element definitions are tagged with a
loading address, nibble count, and parity check. Labels are appended to the
end of the file, but are not currently supported by the hardware.
The program operates in virtually the same manner as "aaplink". It
accepts the same command line arguments (except that it ignores any display
7mode options). If no arguments are given on the command line, it will ask the
same questions (except for display mode). It performs multiple passes over the
object files, building up its symbol table. Only the final pass differs from
"aaplink", in that it outputs a download file instead of a link file.
A major difference in the functioning of "aapload" is that each code word
will be carefully examined in order to fill in the undefined fields with default
values. In the process, "aapload" may generate a wide variety of error
messages warning the user about various poor micro-programming practices.
An example of the use of "aapload" is:
aapload TEST1 TEST2 -p 45
This command will link together object files TEST1 and TEST2 . obj, writing the
output to download file TEST1. id. The default starting address for micro-code
will be set to 45, and this will override any preliminary #absprog directives. The
default starting address for data will be set to 0, but any preliminary #absdata
directive will change this.
4. AAPDECODE - An Inverse Downloader
The format of a download file is rather difficult to understand, since the
code words are packed into 11 bytes of hex data, and the data arrays are
packed into various arrays of nibbles. To help interpret download files for
debugging purposes, the aapdecode" program can be used to translate any
number of input download files into a single output object file. The command
syntax is similar to that of aaplink" or "aapload", except that the '-o' switch is the
only available option. For example:
aapdecode TEST1
will look for any input file named either TEST1 or TEST1. d. It translates this
download file back into an object file, giving it the default name TEST1. dcd.
The inverse translation, unfortunately, is imperfect. All structure of the
data arrays is lost, and the lists of nibbles are translated arbitrarily into object file
arrays of shorts, bytes or nibbles. Microcode words are created with all fields
defined. The scope of local labels is lost, so many name conflicts can occur if
8the object file is passed through the linker, loader, or simulator. Nevertheless,
the procedure does provide a useful mechanism for checking the contents of
download files.
APPENDIX Technical Details on Resolving Label References
The entire purpose of the linker is to resolve references to labels in
expressions in the object files, and replace these expressions with their
computed values. The following discussion of the rules used by the linker is
also applicable to the micro-compiler and the simulator, since all these
packages use similar code to parse and create object files.
Expressions may be found in the following places in an object file:
#define label expression
- defines the given label to have value given by the expression
==t label[ length ] { expr , expr , expr ,... }
- defines a data array of type 't', with name 'label', with 'length'
elements, then defines these elements to have the values of the
listed expressions. Both the length as well as each element listed
may have an arbitrary expression value.
#absprog expr
- specifies that any following micro-code or code labels should be
loaded starting at the address given by the expression.
#absdata expr
- specifies that following data elements should be loaded starting
at the address given by the expression.
\codeword... expr
- the 16-bit micro-constant defined in a micro-code word is
specified as the value of the given expression.
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9"aaplink" and "aapload" read through each object file in turn, and attempt to
evaluate each expression encountered. If the expression only involves
numbers, unary or binary operators, and parentheses, then its value can be
computed immediately. However, if labels are included in the expression, then
it may be more difficult to evaluate the expression.
There are three types of labels currently supported in object files: code
labels, data variable labels, and defined constants. Any of these may be either
global or local. In the object file and link file, these are declared as follows:
::label - a global code label
:label - a local code label
==t label - a global data label
=t label - a local data label
##define label expr - a defined global label
#define label expr - a defined local label
Micro-code and data memory 'program counters' are maintained by the linker,
containing the next address at which code or data will be loaded. As code and
data labels are encountered by the linker, they are assigned the values of each
of these counters, respectively. Defined labels take the value of the given
expression.
To help the linker control the scope of local variables, the micro-compiler
outputs '@sourcefilename[sourceline]' directives to the object file, stating the
source file name and source file line number responsible for each line in the
object file. Material tagged as coming from the same source file name is treated
as belonging to a single named segment of object code. If the file contains
material before the first '@filename' directive, then this material is marked as
belonging to a segment with the name of the object file. As the linker builds its
symbol table, all labels, data arrays, and code words are tagged with the name
of the 'source file' and 'source line' specified by the most recent '@filename'
directive in the file. Expressions tagged as having come from a given segment
may refer only to local labels also defined within the same segment, or to global
labels. A label name must be defined only once inside each segment. Labels
in different source file segments, however, may share the same name. Global
labels with the same name in different source file segments must have the same
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value. In evaluating a label's value, the linker first searches for a label name
defined somewhere within the same named segment as the expression. If no
local label is found, then it searches for a global label with this name in the
same segment. If none is found, it looks for a global label with this name in a
different segment. If none is found, the linker declares the expression value as
undefined. This strategy implies that within a given segment, local label names
override global definitions of the same name.
The linker copies all "@filename" directives to the link file. Additional
'@filename' directives will be added in order to tag lines which were not
originally tagged by the micro-compiler. When the simulator reads the final
linked file, it uses these names to tag individual code words and label names,
so that the user can identify the source of each portion of the program. In
addition, these named segments are used to define the scope of local variables
when evaluating expressions.
If no '@filename' directives are embedded in the input object files, then
line numbers are derived as offsets from the previous '@filename' declaration.
Because the linker maintains a one-to-one match between lines in the input and
output files, this line count will be the same as the offset of the line within the
original file. Unfortunately, this line numbering scheme breaks down if files
have been inserted via '#include' directives. In this case, the simulators line
numbers when it reads the linker file will not match the linker's line numbers.
Fortunately, the micro-compiler never outputs '#include' directives, and it also
tags every microcode line and data variable with a source file and line number.
Therefore this line numbering bug will only arise in hand-written object files.
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1OKI AAP Array
AAPSIM SIMULATOR - MANUAL
Bruce R. Musicus, MIT
1. Introduction
The AAP Simulator is a software tool which simulates the behavior of a 2
board VME-bus array processor built around four OKI AAP array processor
chips. It takes as input object files which describe micro-programs for the array.
The user can enter commands to display or change any portion of the
hardware, and to simulate the effect of executing the micro-instructions in the
program. Script files may also be input, specifying a sequence of commands to
the simulator.
This package is a complete functional simulator for the entire 2 board
demonstration AAP array processor. Features include:
* a 16 by 16 array of PE's (a 2 by 2 array of OKI AAP chips)
* two data busses (MARbus, MDRbus) connecting to the array boundaries
* a pipelined, nibble-addressable, 16-bit wide data memory
(currently set to 4000 bytes of storage in the simulator)
* a micro-code memory, 88 bits wide
(currently set to 400 words in the simulator)
* the ADSP 1401 micro-sequencer, with internal stack, counters, and
interrupts
* a rudimentary version of the host interface (micro-interrupt support, host
interrupt support, host interface flag)
2To get the maximum benefit from the simulator, the user should be
intimately familiar with the hardware structure of the OKI AAP chips, the data
busses, the pipeline-.registers, data memory, sequencer structure, micro-code
memory, and host interface. The appendix contains a brief tutorial on the
hardware configuration assumed by the simulator. For those who are primarily
interested in the performance characteristics of this highly parallel array, we
have provided some canned demo scripts for the simulator. These scripts
nicely illustrate the overall features of the system, but require relatively little
detailed knowledge of the system.
2. Starting the Simulator
The easiest way to start this simulator is to simply type the command
"aapsim". (On the Macintosh, double click on the icon. When asked for a
command line, simply hit <Return>). When started with no command line
arguments, the simulator will prompt the user for commands, and will continue
executing the user's instructions until a "quit" or "bye" command is given. If you
get lost, type "help" for further information.
Alternatively, demonstration scripts can be immediately executed by
starting the simulator with arguments on the command line:
aapsim -scriptfile argl arg2 ...
This will cause the simulator to read commands from a script file called
"scriptfile". The purpose of the arguments is explained in the section below on
script files. The simulator looks in the current directory for the given script file
name. If not found, and if the name does not already end in ". scr", it appends
the extension ". scr" to the script file name and tries opening this new name.
The file name may contain any characters except white space. If the
filename includes spaces, enclose the name in double or single quotes, as in
aapsim -"A = B"
The simulator will execute all the commands in the script file "A = B. scr", then
exit.
33. On-Line Help - Help, ?
Help information is available on-line on all the commands available in
the simulator, as well as on various other topics. To see a list of the help topics,
type:
Help
or
In general, commands may be typed in either upper or lower case, and may be
abbreviated to 1 or 2 letters. The on-line help, as well as this manual, displays
the characters that must be typed in capital letters, and the optional characters
in lower case.
4. Script Files - Script, Echo, Pause
The user can direct the simulator to temporarily read simulation
commands from a script file:
SCript filename argl arg2 ...
Script files may contain an arbitrary sequence of simulator commands, one per
line, including nested calls to script. Comments may be included between
commands (but not within commands) by enclosing them as follows:
/* this is a comment */
Comments do not nest.
Script filenames should generally be given the extension ". scr". If the
script command cannot open the given file name, and the name does not end in
scr", then it appends the extension ". scr" and tries opening this new name.
The script file for executing a program named FooBar. aap can therefore be
4conveniently named FooBar. scr, and can be conveniently executed with the
command:
sc FooBar
If the filename or the arguments to the script command contain white space,
they should be enclosed in double or single quotes as follows:
SCript "What a marvelous script file!"
Arguments in the script file of the form $n will be replaced with the string argn
from the script command.. Arguments of the form $n:m will be replaced with
argn through argm. The argument $* is replaced by all the arguments.
Two useful commands inside script files are "echo" and "pause".
Normally commands in script files are executed silently. To indicate to the user
what is happening, use the "echo" command:
Echo This will be printed for the user!
This prints the string following the command on the terminal. Arguments of the
form $n or $n:m or $* will be substituted as usual. To allow time for the user to
absorb a display generated from the script file, use "pause":
Pause
This prints the prompt "More?" on the terminal, and waits for the user to hit 'y',
'Y', or <return> before continuing. If the user types 'n' or 'N'. ution of the
script file will be aborted.
5. Object and Link Files - Load
An AAP program written using the AAP programming language is usually
placed into a source file whose name ends in the extension ". aap", such as
"wowee.aap". This program is compiled by aapcompile into an object file,
which would normally be named "wowee .obj". This object file contains micro-
code definitions, data memory values, program and data labels, defined
constants, and possibly comments, and has an ASCII format so that it is human
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readable (or writable). If any forward referencing of labels is used (i.e.
expressions in the original program refer to data or code labels defined later in
the file or in another file), then the output of the compiler must be combined with
any additional required subroutine files by the linker, aaplink. The output of
the linker is another object file, in this case named "wowee. ink", but with all
expression values evaluated and with data and code assigned to fixed
locations in data and program memories. Finally, the "load" command is used
to load the linker output into the simulator. If the program to be simulated only
uses backward referencing, then the linker step can be skipped and the
compiler output loaded directly into the simulator.
The format of the load command is:
Load filel file2 ...
The simulator loads each file in turn into memory. If a file with the given name
can't be opened, then the simulator appends ".lnk" to the name (if it doesn't
already have this extension) and tries opening up a file with that name. If this
doesn't work, the simulator tries an extension ".obj" (if it doesn't already have
this extension). By default, the files will be loaded sequentially in memory,
unless starting addresses have been assigned by #absprog or #absdata
directives, by compiler option switches, or by the linker.
To load a file whose name contains spaces, enclose the name in double
or single quotes. Thus object files named "Test It . ink", "foobar. ob j", and
"geewhiz" can be loaded into the simulator in sequence by:
1 "Test It" foobar geewhiz
6. Expressions
Expressions combining numbers, labels, parentheses, and operators
may be used as arguments to simulator commands, as well as in object files to
define the micro-constant field, control assembler directives, or to load data
memory.
6Expressions in simulator commands may use any global or uniquely
named local label from any object file which has been loaded. (Note that the -g
switch on aapcompile is useful for converting all labels to global, so that they
may all be used in simulator commands.) Labels may also be defined with the
"define" command. Label names are formed of alphabetical characters a-z,A-Z,
digits 0-9, or'_' or'$', though they must not start with a numerical digit. Since
the compiler generates local label names beginning with '$$', the user should
avoid such names. The labels "x" and "X" are not allowed, since these conflict
with the simulator's symbol for'undefined'.
The special label '.' refers to the address of the current micro-code
instruction (if used inside an object file), or the address of the micro-code
instruction most recently executed (if used inside a script or in a simulator
command).
Numbers may be decimal (456), octal (0347), binary (ObOl 101), or hex
(Oxc5F).
Operators are applied in order of their priority, and in left to right order
within the same priority level. Many of the unary and binary operators in C are
available, together with a few extra:
- negate + plus - complement (unaryoperators)
* multiply / divide % modulo
+ add - subtract
<< left shift >> right shift
& AND !& NAND
A XOR !^ XNOR
OR !I NOR
For example, we could use expressions in commands in the following ways:
define foobar = oldlabel+5*9 - (second_label & OxFF)
display code[subr:subr+20]
7where subr, oldlabel, second_label are assumed to be previously defined
labels. The first command defines a new global label with the computed value.
The second command displays 21 lines of microcode in the specified address
range.
The simulator supports both local and global labels when loading object
files. The compiler tags every code word, data array, and label in an object file
with a "source file" name and line number. These tags are carefully maintained
by the simulator. When evaluating an expression involving a label, the
simulator first searches for a local label defined within the same source file as
the expression. Failing this, it tries to find a global label with this name. Failing
this, it declares the expression value undefined.
The rules for expressions typed by the user in a command line or in a
script file are slightly different. Here the label used must either be a global, or
else the only local label with this name.
7. Ranges
Many commands, including "change", "display", and "value", may be
restricted to affect only a selected range of rows, columns, or bits in the array. A
uniform syntax is used throughout the simulator to specify these ranges. A
range of bits, for example in the B register, may be specified by either of the
following:
B[n]
B [n:m]
The first line indicates that only bit n of the register bank is involved. The
second line specifies that bits n through m should be involved, where n is
assumed to be the least significant bit. n may be greater than or less than m.
The rows of the array are numbered 0 through 15, starting at the top. The
columns are labeled 0 through 15, starting at the right side. To specify a range
of rows and columns, use the syntax:
- row n, column m
[nl:n2,m]
[n,ml:m2]
[nl :n2,ml :m2]
- rows ni through n2, column m
- row n, columns ml through m2
- rows nl through n2, columns ml through m2
Omitting the row or the column range will let it default to the full range. Omitting
either the lower or upper limit of a range causes its value to default to the
minimum or maximum possible value, respectively.
Some examples may clarify this. To change the values of flag DIO and
bits 4 through 7 of register A only in the single processor in row 12, column 15:
change [12,15] dio a[4:7]
This command will first print the current values of DIO and A[4:7] in the current
display mode (see the discussion on "display mode"), then ask you for new
values. To display the values of B register bits 15 through 4 (15 is the least
significant bit) in processors in rows 3 through 9 and column 2:
display [3:9,2] b[15:4]
To display the values of bit A[4], the most recent value of the S flag, and all B
register bits, in rows 5 through 10 and columns 5 through 1:
d [5:10,5:1] A[4], s, b
To display and then optionally change all values of RS in rows 3 through 5, all
columns:
c [3:5,] rs
8. Display Mode - Mode
The format of the numbers displayed by the s ulator may be controlled
with the "mode" command. Typing:
Mode
8
[n,m]
9will print the current display mode. Giving an argument will change the display
mode to the specified type:
Mode Decimal - base 10
Mode Hexadecimal - base 16
Mode Octal - base 8
Mode Binary - base 2
Some display commands will ignore binary mode and use hexadecimal instead
in order to produce a more compact display.
9. Display Commands
A very extensive set of display commands is available to display nearly
every bit of status information in the AAP processor array, the boundary logic,
the data busses, the pipeline registers, the data memory, micro-code memory,
the sequencer, and the host interface. Typing the command "display" by itself:
Display
will simply repeat the last display command. To display a portion of the
contents of micro-code memory, type:
Display CODE
Display CODE n]
Display CODE[n:m]
The first version of the command will display all defined micro-code words. A
header is printed identifying the micro-code fields, then each word is printed
with mnemonics filling each field. The value 'x' indicates that this field was
undefined in this word. The source files for the code lines will be indicated, as
well as code labels. Specifying a single argument, CODE[n], restricts the
display to showing address n of micro-code memory, provided it is defined.
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Specifying a range of values, CODE[n:m], will display all micro-code memory
addresses from address n through m. (n may be greater than m).
In general, range arguments of this type can be formed from arbitrary
expressions involving labels, numbers, parentheses, or operators. For
example:
Display CODE [Label:Label+23]
will display up to 24 micro-code words starting at address 'Label'.
To see a list of all labels defined so far:
Display LABEL
The list is sorted into code labels, data labels, and defined constants, and is
additionally sorted by value. The display will indicate whether the label is
global or local, and will give the value of the label. The source file in which the
label was defined will also be listed, together with the line number in which it
was defined. Some of the defined constants may come from the object files,
others from the "define" command (see below).
The entire contents of one or more PE's may be displayed by:
Display AAP
Display AAP[r,c]
Display AAP[rl :r2,cl :c2]
The first command will list the value of every bit stored in every PE in the array.
Any legal row/column range may be used following the AAP. Thus the second
command will only display the status of the single PE in row r, column c. The
third command prints the status of PE's in rows rl through r2, and columns cl
through c2. Omitting any of rl, r2, cl, c2 would cause the simulator to force the
lower or upper limits of the range to the minimum or maximum values.
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To display selected registers or temporary values in the PE's, follow the
display command with the range of rows and columns to be displayed, and the
names of the registers:
Display registers ...
Display [rl:rh, cl:ch] registers ...
These commands display the specified registers, separated by commas, in a
rectangular grid, sorted by row and column. If a row/column range is specified,
then only the registers in the specified range of rows and columns will be
displayed. The registers which may be specified are:
A A[n] A[n:m]
B B[n] B[n:m]
C DIO LF RS SL SLO SL1
F OD OD1 D CI CO S ALDS
Any range of bits in the A(] or B[] registers may be printed. Bit 'n' is taken to be
the least significant bit and 'm' the most significant, even if n>m. Note that if
more than 32 B register bits are printed at one time, they are separated by a
comma positioned between bits 31 and 32. Register SL refers to the 2-bit value
given by the contents of flags SL1, SLO. The 'registers' listed on the fourth line
are not actually registers, but are the values of various internal signals inside
the PE during the most recent simulation step. F is the ALU output, OD and
OD1 are different names for the output multiplexor value on data path 1, D is
the input multiplexor value on data path 1, Cl is the carry input fed to the ALU,
CO is the carry output, S is the value of the status bit used, and ALDS is the
output of the multiplexor on the 'A' input to the ALU.
Undefined values will be printed as 'x' (When printing a range of values
A[n:m] or B[n:m], an 'x' will be printed if ANY of the selected bits in the range are
undefined, unless binary mode is in effect.)
Here are some examples:
d a[3:max] rs b[0] s
· I _ ILY___I__I-
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displays the values of bits 3 through max of the A[] register bank, RS, B[0], and
the value of S used on the last simulation step, all separated by commas, and
arranged in a 16 by-16 grid display.
d [4:1, 10:] dio
displays the values of DIO in the processors in rows 4 through 1, columns 10
through 15.
The registers and internal signals values in the boundaries of the AAP
chips may be displayed by:
Display BOUND
The status of the 4 chips is displayed side by side. For each of the four sides of
each chip, the display lists the bit values in the TRU, TRL, TRD, TRR and SPU,
SPL, SPD, SPR latches. In addition, it lists the bit values from the most recent
simulation step on the DCU, DCL, DCD, DCR, and SDU, SDD, and CIR, CIU,
and COL, COD pins. Moreover, the most recent simulation step values on the
diagonal transfer input pins DCUL, DCUR, DCDL, DCDR are displayed. Values
are displayed as '0', '1', or if undefined, as 'x'. Finally, at the bottom of the
display, it lists the most recent values on the MARbus and MDRbus data busses,
followed by the current values in the PGreg, MAR, and MDR registers. (Due to
the simulation strategy used, the diagonal input pin values may not be defined
correctly when the data transfer direction is not along a diagonal).
Information about the status of the micro-sequencer may be displayed by
typing:
Display SEQ
This will first print the current contents of the program counter (PC), and the
address most recently fetched from micro-code memory. Then comes the 4
counters and the status register contents. Next are the 10 interrupt vectors, of
which only interrupt vectors 7, 8, and 9 are fully supported by the hardware.
Other miscellaneous status information about pending interrupts or reset
-
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operations will be displayed. Next comes a dump of the contents of the entire
64 word stack, broken into the subroutine stack area (0 to the stack limit register
SLR), and the register stack area (SLR+1 to 63). The values of the subroutine
stack pointer SSP, global register stack pointer GSP, local register stack pointer
LSP, and SLR are indicated by pointers to the stack. Out-of-bound values for
these pointers are indicated by warning messages. Note that the sequencer
simulation does not support undefined values. Instead, the sequencer contents
are initialized to zero.
Information about the status of the Host Interface is obtained by:
Display HOST
This displays the values of HlntR, HulntR, and HflagO.
Slighlty different display commands are used for displaying the contents
of data memory. Data items may be displayed either as nibbles (4 bit), bytes (8
bit), tribbles (12 bit) or shorts (16 bit). The command formats are:
D1 n - display nibbles starting from address n
D2 n - display bytes starting from address n
D3 n - display tribbles starting from address n
D4 n - display shorts starting from address n
The address may be formed of arbitrary expressions, including labels. To
display a fixed range of addresses:
D1 n:m - display nibbles from address n through m
D2 n: m - display bytes from address n through m
D3 n:m - display tribbles from address n through m
- display shorts from address n through mD4 n:m
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The ending address m may be less than the beginning address n, in which case
the elements are displayed in reverse address order.
Data arrays and code can be displayed with somewhat less effort with
the "dm" command:
DM label - display each element in array label[l
DM label [n] - display element n in array label[]
DM label[n:m] - display elements n through m in array label[]
The indices may be formed of ar- -ary expressions, including labels. The data
type (nibbles, bytes, tribbles, she is determined from the type of the label.
The indices refer to array elements, not absolute memory addresses. If a code
label is specified, then the command will print microcode instructions starting at
the given label.
In general, you can can cut short any display by hitting Return on the
keyboard. Also, after each screen of display material, the simulator will pause
to ask "More? [y, n ] ". Hit Return or 'y' to continue, hit 'n' to stop the display
and return to the command prompt.
10. Change Registers, Memory
The "change" command is used to display, and then optionally change
the specified AAP, sequencer, pipeline, boundary, or host interface registers.
Code and labels, however, may not be changed by this command. To change
these, edit the object files and then reload them into the simulator.
To change internal AAP register values:
Change register , register ...
register , register ...Change '[rl:rh,cl:ch]
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For each processor in the specified row and column range, these commands
display the value of the specified registers, then prompt the user for a new
value. The following may be typed in response to the prompt:
expr where expr is an arbitrary expression formed of
labels, numbers, operators, and parentheses
<return> leave the value unchanged, go to the next
q or Q return to command mode
?, h, or H display help information
Multiple registers may be changed in one command, by separating the
arguments with white space or commas. The registers which may be changed
are:
A A[n] A[n:m]
B B[n] Bin:m]
C DIO LF RS SL SLO SL1
F OD OD1 D CI CO S ALDS
Note that the fourth line lists intermediate signals inside the PE's. Changing
these signals will cause the new information to appear when typing "display"
commands, but these values will be erased the next time a simulation step is
performed.
To change boundary register values in the AAP chips:
Change BOUND
Change [rl:rh,cl:ch] BOUND
These commands first display the MAR, PGreg, and MDR registers, then ask the
user to optionally change the values. Next they display the TRU, TRL, TRD, TRR
and SPU, SPL, SPD, SPR registers in the boundary of each AAP chip, and ask
the user to optionally change them. Each bank of 8 register bits is typed in
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binary, from most significant bit to least significant, with undefined values
marked by 'x'. To change these values, type a new 8 bit binary string formed
from '0', '1', or 'x' values. If a range is specified in the "change" command, it will
only prompt the user to change the registers in the specified rows and columns
of chips. (Note that the row and column indices are limited to the range 0 to 1.)
To change the PC, counter, status register, stack pointer, register
pointers, or interrupt vectors in the sequencer, type:
Change SEQ
This displays each value in turn, then asks the user to optionally change each
value. To change the values in the sequencer stack:
Change STACK
Change STACK[n:m]
These commands display elements n through m of the sequencer stack, then
ask the user to change their values. If no address range is specified, it will step
through the entire stack. Sequencer or stack values cannot be set to
'undefined'.
To modify the registers in the host interface:
Change HOST
Host registers may be set to 'O' or '1', but not 'x'.
Some examples:
c [3,0:15] a[5], rs
- displays and asks to change registers a[5] and rs in row 3, columns 0
through 15 of the array.
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c f dio
- displays and asks to change all registers If and dio in the array.
c [0:1,1] bound
- displays MAR, PGreg, MDR registers, and the TR and SP latches in AAP
chips in rows 0 through 1, column 1. (Each chip has eight TRU, TRL,
TRD, TRR, SPU, SPL, SPD, and SPR latches).
c stack [5]
- displays fifth element of sequencer stack, asks user to change it.
Slightly different commands are used to display and change nibble, byte,
tribble, or short elements in data memory:
C1 n - display and change nibbles starting at address n
C2 n - display and change bytes starting at address n
C3 n - display and change tribbles starting at address n
C4 n - display and change shorts starting at address n
The addresses may be formed of arbitrary expressions, including labels. The
values entered may also be formed of arbitrary expressions. The value of the
expression value is not checked - instead the appropriate number of least
significant bits from the expression value are loaded into memory. Values in
data memory may not be set to undefined.
To display and change only a limited range of address values:
C1 n:m - display/change nibbles from address n through m
C2 n:m - display/change bytes from address n through m
C3 n: m - display/change tribbles from address n through m
C4 n: m - display/change shorts from address n through m
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Labeled arrays in data memory, or code labels may be displayed and
changed in a different way:
CM label - change each element in array label[]
CM label [n] - change element n in array label[]
CM label[n:m] - change elements n through m in array label[]
The labels should refer to data memory. The indices may be formed of arbitrary
expressions, including labels. The data type (nibbles, bytes, tribbles, shorts) is
determined from the type of the label. The indices refer to array elements, not
absolute memory addresses.
11. Value Commands
The "value" command can be used to set blocks of registers or data
memory locations to a fixed value. To set various AAP registers to a given
value:
Value register=expr , register = expr ...
Value [row,col] register=expr , register = expr ...
These commands set the specified registers in every row and column in the
specified range to the value of the expression. Multiple registers may be set in
one command by separating the arguments with white space or commas. The
registers which may be set are:
A A[n] A[n:m]
B B[n] B[n:m]
C DIO LF RS SL SLO SL1
CI CO S ALDSF OD OD1 D
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Note that the registers listed in the fourth line are just internal signals in the
PE's. Setting their values will affect future "display" commands, but on the next
simulation step they will be erased before the simulation begins.
Some examples:
v B2] = 0, B3]=(45+label)%2
- initializes all B[2] registers to 0, all B[3] registers to the least significant
bit of the expression.
v [0:7,8:15] LF=1
- initializes all LF registers to 1 in upper left quadrant of array
To initialize blocks of nibbles, bytes, tribbles, or shorts in data memory to
a given value:
V1 n = expr
V2 n = expr
V3 n = expr
V4 n = expr
These commands respectively set the nibble, byte, tribble, or short at address
'n' to the value of expression 'expr'. Both 'n' and 'expr' may be formed of
arbitrary expressions involving numbers, labels, and operators. To set a range
of addresses in memory to a given value, use:
V1 n:m = expr
V2 n: m = expr
V3 n:m = expr
V4 n: m = expr
These commands respectively set the nibbles, bytes, tribbles, or shorts starting
at address n through m to the value of 'expr'. Note that m may be less than n.
20
Also note that these commands always affect an integral multiple of 1,2,3, or 4
nibbles respectively, and thus may affect a few nibbles outside the range n
through m.
Labeled arrays of data may be initialized by a somewhat easier
procedure as follows:
VM label = expr
- set each element in array label[] to value 'expr'
VM label[n] = expr
- set element n in array label[] to value 'expr'
VM label[n:m] = expr
- set elements n through m in array label[] to value 'expr'
The labels should refer to data memory. The indices may be formed of arbitrary
expressions, including labels. The value 'expr' may be an arbitrary expression.
The data type (nibbles, bytes, tribbles, shorts) is determined from the type of the
label. The indices refer to array elements, not absolute memory addresses.
12. Define New Labels
The "define" command defines a new global label, with value equal to
the given expression:
DEfine label = expression
The label will be treated as a global, and thus must have a different name than
any other global label. For example:
de wowee = . + (off*2)
will define a global label named 'wowee' with value equal to the current
program counter plus the value of the label 'off' times 2.
21
13. Stepping through the Simulation - Step, Run, Break
A program loaded from an object file can be executed by the simulator in
two different ways. The "s" command single steps the simulation, optionally
displaying simulation status information, and returning to the command line
prompt. The "r" command executes steps continuously until a breakpoint is
reached or the sequencer halts. The "break" command sets the breakpoints to
control the "r" command.
The "s" command single steps the simulation:
S
will execute one micro-code step, starting at the current program counter
address. (Initially the program counter value is set to address 0). To execute
multiple steps before returning to the command interpreter, follow the 's' with the
number of steps to execute, with no intervening white space. Thus to execute 5
steps in a row:
S5
To execute 1 or more steps starting at a given address:
S addr simulate 1 step at address 'addr'
Sn addr simulate n steps starting at address 'addr'
As a convenient abbreviation, using the command "sd" instead of "s" will not
only do the simulation steps, but will then also repeat the last "display", "dl",
"d2", "d3", "d4", or "dm" command. Thus, for example:
SD3 Loop+3
will execute 3 simulation steps starting at address Loop+3, then repeat the last
display command.
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To continuously run the simulation, use the "r" command. This command
will repeatedly simulate steps of the program until 1 or more breakpoints are hit,
or until a fatal error ccurs, such as trying to execute undefined micro-code, or
until the sequencer goes to idle mode. To run the program starting at the
current program counter value, type:
R
To run the program from a given address:
R addr
To run the program until n breakpoints have been executed, follow the "r"
directly by the count of breakpoints, with no intervening white space. Thus, to
continue the program until 3 more breakpoints have been hit:
R3
As a convenient shortcut, replacing "r" by "rd" will run the program for the
specified number of breakpoints, starting at the specified address, then will
repeat the last "display", "dl ", "d2", "d3", "d4", or "dm" command. Thus, for
example:
RD2 Loop+3
will simulate steps starting at address Loop+3, until hitting the second address
in some breakpoint range. It will then repeat the last display command.
Hitting Return during an "s" or "r" command will stop the simulation after
the current step. The display can also be temporarily halted on the Macintosh
by holding down the mouse key, and on UNIX by typing Control-S.
The simulator can keep track of several breakpoint address ranges. If an
attempt is made to execute a step within any of these ranges after the first step
of an "r" or "rd" command, then the simulator will halt the simulation and return
to the current script file or to the terminal for further commands. (If the "r"
command specifies a fixed number, n, of breakpoints, then simulation will only
I
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halt just before the nth address in a breakpoint range.) The "break" command is
used to set and display breakpoint ranges. It should be followed by a list of
breakpoint addresses or breakpoint ranges separated by white space. For
example:
Break nl:ml n2 n3:
will set breakpoints at addresses in the range nl through ml, at address n2,
and at addresses n3 through the end of code memory. Arbitrary expressions
may be used for the breakpoint addresses. To display all current breakpoints:
Break
To clear one or more breakpoints, use the "clear break" command. Used with
no arguments:
Clear Break
this command will clear all breakpoint ranges. To clear specific breakpoints,
follow the command with the beginning address of each breakpoint range to
eliminate. For example:
Clear Break ni n3
will remove the first and third breakpoints set above. Once again, addresses
can be specified using arbitrary expressions.
Note that breakpoints in the simulator are handled through a separate
internal table, and are not handled by setting the "breakpoint" bit in the
microcode word. Thus behavior of breakpoints in the hardware system may be
somewhat different than in the simulator.
14. Clear Commands
The "clear" command allows various types of initialization:
CLear Aap clears all AAP processor registers
clears everything, reinitializing the simulatorCLear ALL
CLear Break
CLear Break nl...
CLear Code
CLear Code[n]
CLear Code[n:m]
CLear Label
CLear Host
CLear Mem
CLear Seq
clears all breakpoints
clears selected breakpoints at n1 ...
clears all object code from memory
clears code line number n
clears code line numbers n through m
clears the definitions of all labels from memory
clear host interface registers
clears all data memory
clears all sequencer registers
These functions ask if you are sure about doing this before they proceed.
15. Finishing the Simulation
To stop running the simulator, type:
BYe
or
Quit
16. Known Simulation "Features"
A major simulation difficulty with the AAP chips is that many different
asynchronous data paths can be routed through these chips, and the routing is
partially controlled by the S status register bits in each processor. Thus it is not
possible to determine the exact data flow simply by examining the microcode
word. To speed up the simulation, this package chooses its best guess as to
the probable direction of data flow, and attempts to follow the propagation
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paths. As it passes over all the circuitry, it counts how many undefined values
are about to be loaded into a register somewhere in the system. If this count is
non-zero, it iterates and attempts further passes over the system. As long as the
count of undefined processor outputs continues to decrease from iteration to
iteration, it continues propagating the signals. If the undefined signal count
does not decrease, however, then the simulation of this step terminates, giving
an error message and clocking in whatever values it has been able to compute.
This strategy has several implications. First of all, it is not straightforward
to compute the actual required clock period in this system without actually
performing a full-scale timing simulation for all signals. To avoid this
complexity, the simulation does not verify that the programmed clock period on
each step is sufficiently long. With compiled code, this should only be an issue
if you use a clock() specification in the program or you configure excessively
long paths in programmed data shift mode. In most circumstances, the compiler
should do a good job of selecting the clock period.
Normally, the simulation strategy is able to converge to the final values
within 1 or 2 iteration cycles. Sometimes when data is being shifted in or out of
the system the simulator will complain that undefined values are being loaded
into registers; often this is true but uninteresting, since the user does not care
about those registers being loaded with indeterminate values. Sometimes it is
possible to modify the program in a minor way to always load defined values
into registers, and thus avoid generating these error messages. Because the
DIO registers are so often loaded with undefined values in the process of
shifting data in or out of the chip, no error message is generated if undefined
values are clocked into the D10 registers when they are shifted up or down.
Error messages are generated if the DIO are loaded with undefined values from
the ALU's.
If the data path direction is being determined locally by each processor's
SL latches, then the simulator cannot choose a simple propagation path
strategy. Instead, it tries cycling through various fixed propagation sweeps,
hoping that the signals will propagate eventually down the paths. It is possible
to configure strange propagation paths through the array which will require an
inordinate number of iterations for the simulation to converge. Often, such
---·· ·---L--·ll--L·-L. --P·l*·Llltli^-·-·llyl-l·-l--- --.
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bizarre paths also correspond to situations in which the actual hardware could
not possibly settle during the longest available clock period.
A rather subtle defect is that when a data shift is not along a diagonal
direction, the values on the diagonal DCUL, DCUR, DCDL, DCDR input pins
may not be determined properly before the simulation stops iterating and loads
all registers. Since these inputs are not being used on these steps, this causes
no problems. However, when using the "display bound" command, the user
should not necessarily believe 'x' values on the diagonal pins unless a
diagonal shift was just executed.
On a different note, because 'x' and 'X' are used in the simulator and in
object files to refer to an undefined expression, it is illegal for the user to attempt
to define labels with these names. Other label names which should be avoided
are those which are the same as a register name in the system, or names 'q',
'Q', 'h', or'H' (these can be confusing to use in a "change" command).
Appendices
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APPENDIX A - The Architecture of the AAP Array Processor
Programming the AAP array processor requires intimate understanding
of the architecture of this highly parallel machine. In this section we review the
overall structure of the architecture. Several figures are included to illustrate the
overall board architecture, the wiring of the data busses and memory, the
internal processor architecture, and the internal sequencer architecture. These
diagrams are critical to understanding the behavior of this system and the
structure of its language. More details may be found in the hardware manuals.
The AAP array is a 2 board system built around a 2 by 2 array of OKI AAP
chips, providing a 16 by 16 square grid of 256 single-bit processors. The clock
rate is about 6 MHz. Within each clock period, all the processors will execute
the same micro-instruction, though internal registers can slightly modify the
behavior of that instruction inside each processor. The architecture is thus in
the class of Single Instruction, Multiple Data (SIMD) machines. In each clock
period a processing element (PE) can read up to 2 bit values from 2 register
banks, compute an arbitrary function of 2 bits with carry, can save the result in
various registers, and can exchange 2 bits of data along 2 separate data path
systems linking adjacent processors. The first data path system provides an
interconnection with all 8 neighboring processors; the second only connects
processors vertically and is intended primarily for shifting data in and out of the
array. Fastest operation is achieved with bit-serial arithmetic on data available
either locally, or in a neighboring processor. However, bit-parallel arithmetic is
possible by ripple propagating carries from one processor to the left or down
neighbor. Also various broadcast modes are available to feed data to all
processors in parallel. The array is even capable of asynchronous ripple
computation modes, where values passed from an adjacent processor are
computed on by the ALU, then the result passed immediately to another next
processor. To accommodate these more complex operations, the clock period
is programmable. (Ordinarily, the appropriate clock period is chosen by the
compiler.)
The basic PE architecture is straightforward. Two register banks may be
accessed simultaneously: the A[] bank contains 32 bits, while the B[] bank
contains 64 bits. One input to the single-bit ALU always comes from the B[]
II -I^-·LII111111-i--_Il-·-·L-_·-. - -^·I --- -lll ·-·-LIIII-.^-l·lll--C-IIl* --X-
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bank. The other input can come from the A[] bank, from the output of a
neighboring processor via data path 1, from the shift register DIO on data path
2, or from the RS routing selector flag attached to data path 1. The output of the
ALU may be stored in either or both register banks, in the RS or DIO flags,
and/or in a status flag called LF. It can also be routed through the output
multiplexor to neighboring chips.
Input from any of 8 neighboring processors may be routed from data path
1 into the ALU, saved directly in RS, or it may be directly forwarded to the PE
output to propagate directly to the next processor. This latter mode allows a
single bit value to ripple through a series of PE's in the specified direction.
Special bypass paths installed in the boundaries of the AAP chips can speed
propagation of data broadcast through the array from the external data path 1
pins. The slowest propagation mode has each PE route data input from a
neighbor through the ALU, to the output multiplexor, and then to the next
processor in the chain. This mode can be used to have each processor add a
value into a sum, then pass the new sum to the next processor which in turn
adds another value into it, and so on, producing a sum bit of many values in a
single (long) clock cycle.
Data path 2 operation is more straightforward. Data in the DIO registers
may be shifted up or down along this path by a distance of 1 PE per clock.
These registers may be loaded from the ALU output, or can used as ALU input.
This data path system is intended for loading data into the array, 16 bits at a
time, from the external data memory.
The carry input to every ALU may be forced to 0 or to 1, it may come from
the C register bit, or it may come from the carry output from the PE to the right or
above. For processors on the top and right edges of the array, the carry input
may be specified instead by a one-bit field in the micro-code. Alternatively, 16
individual carry input bits along the top or the right side of the array can be
specified from either external bus, and the 16 carry outputs along the bottom or
the left side can be written to either bus.
The simplest ALU operations use a fixed carry input value of 0 or 1 in all
the PE's; this is suitable for logical operations on bits, or for simply moving data
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through the ALU from one register to another. In order to perform operations on
integers composed of multiple bits, the array must either use several clock
cycles or several.-PE's. The simplest mode involves bit-serial computation.
Each PE holds all bits of each integer in successive storage locations in A[] or
B[]. The low order bits are combined in the ALU, together with a fixed carry
input or 0 or 1. The carry output is saved in C. Next, successive bits of the
integers are processed through the ALU, and combined with the value of C,
producing a new sum bit and a new carry-out bit which is saved in C. To add
256 pairs of n-bit integers, giving 256 n+1 bit sums, would require n+1 cycles.
A more complicated arithmetic mode, called bit-parallel, distributes
successive bits of the integers in the same register address of adjacent PE's in
rows or columns of the array. To add sixteen pairs of 16-bit integers, stored for
example in bit B[20] and bit A[31] of the 16 rows of the processors, each ALU
adds the corresponding bits together with a carry-in bit from the PE to the right.
It stores the sum bit locally, and ships the carry-out bit to the neighbor to the left.
The sum of these sixteen 16 integers is generated in a single (longer) clock
period.
The direction of data flow on data path 1 is usually determined for all
processors by a field in the micro-code word. However, 2 flags SLO and SL1
forming the SL register, can be loaded from the ALU to individually control
which of 4 neighbor output PE values will be read by this PE. Boundary flags
TRU, TRL, TRD, TRR in each chip must also be loaded to transfer data in the
appropriate direction across each data pin of the chip. This capability allows
the user to configure arbitrary data paths through the array. (This capability is
also quite dangerous, since it allows the user to construct oscillating
asynchronous loops, or propagation paths whose delay is substantially greater
than any clock period the hardware supports.)
Normally, every PE does the same operation on the same registers, and
the only difference is the data they process. However, operation of the PE can
be modified by the value of a selected status (S) bit, either flag LF or register
bits B[2] through B[7]. Whether or not this bit is a 0 or a 1 may be used to control
whether or not a B[] register bit or the RS flag is loaded. It can also cause the
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PE to modify what register may be combined with a B[] bit in the ALU. It also
conditions which value will be output by the processor on data path 1, and
whether the carry input will be taken from a neighbor or from the C register.
Normally, the compiler outputs a two instruction preamble to all object files
which initializes register bits B[2] to 0, and register bits B[3] to 1. This allows the
compiler to choose one of these bits as the S bit, and thereby force certain
operations to execute unconditionally. Normally, the compiler prevents the user
from modifying bits B[2] or B[3].
Surrounding each 8 by 8 processor subarray on each OKI chip are four
boundary logic systems which interface the PE data paths and carries to the
chip's pin drivers. The DCU, DCL, DCD, and DCR pins on the Up, Left, Down,
and Right sides usually carry PE output values, or provide inputs to data path 1
input multiplexors in the PE's. The SDU and SDD pins on the Up and Down
sides connect to the DIO registers in adjacent processors on data path 2. Carry
input, CIR and CIU, and carry output, COL and COD, pins support the ripple
carry modes. This boundary logic can be programmed to support particular
data transfer modes, and can also be used to optionally multiplex the ripple
carry values on unused data pins. An important feature of these boundary
systems is that they can quickly forward the output of the top or bottom row, or
left or right column to the DC data output pins on the opposite side of the chip.
This greatly speeds broadcast of data through the array of chips. Flags SPU,
SPL, SPD, SPR in the boundary can conditionally modify this broadcast bypass
operation on a pin by pin basis.
The four OKI AAP chips are wired together to form a 16 by 16 grid of
processors. Surrounding this array are two major 16-bit bus systems, called
MARbus and MDRbus. These busses are used to connect together all sides of
the two data paths in the array, as well as pipeline registers in data memory,
and 16-bit constants supplied by the sequencer. These busses can be used for
a variety of purposes: carrying addresses and data between the processors and
data memory, wrapping data shifted out of one side of the array into the other
side, moving constants from microcode memory into the processor array, and so
forth.
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Each PE in the array has 32 bits of storage in an AD register bank, and 64
bits of storage in a B[1 register bank. External data storage is also available in a
separate data memory system. To support bit-serial arithmetic on overlapping
portions of an image or data array, the data memory is nibble addressable - it
can read or write 16 bits starting at any even 4 bit boundary. The top 4 bits of
the 20 bit address are taken from a page register called PGreg, while the bottom
16 bits can be specified either by the Memory Address Register (MAR), or by the
constant in micro-code memory. A Memory Data Register (MDR) is used to hold
data to be written into memory, or that has been read from memory. The MAR
and PGreg registers may be loaded from the MARbus and MAR can drive that
bus. The MDR register may be loaded from or may drive the MDRbus. PGreg
can drive MDRbus.
Three clock cycles are needed to read a single data memory value: first
load MAR with the address, then read the value into MDR, then move the result
into the processor array. Best performance is achieved by treating the MAR,
MDR, and PGreg registers as pipeline registers. Typically, the processor array
will use bit-parallel arithmetic to generate sixteen different 16-bit addresses in
the sixteen rows or columns of the array. On each clock tick, an address will be
shifted out of the array over the MARbus to MAR, the memory value at the
previous address will be read into MDR, and the data element fetched
previously will be transferred over MDRbus back into the array. In this way 16
values can be read from memory in only 18 clock periods. Similarly, 16 values
can be written in 17 clock periods.
Horizontal micro-code is used to program this machine. The micro-code
memory is 88 bits wide. In the simulator and in the object files, each code word
is broken down into a smaller number of fields, each of which is represented by
a mnemonic code. Different fields control different aspects of the system
behavior on each clock period - some control the sequencer, some control the
processor array, some control the data busses, some control the data memory,
and the last 16 bits are a micro-constant field which can be used to drive either
data bus, to provide the low 16 bits of the memory address, or to drive the
sequencer data input bus. User instructions in the source files are translated by
the compiler into appropriate field definitions in the microcode words. Fields
controlling capabilities that are not used in a given instruction are deliberately
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left undefined by the compiler. This allows the simulator to do more accurate
error checking, since it verifies that the fields not defined actually do not
participate in the required activity.
An ADSP 1401 micro-sequencer is used to control the sequence of
micro-code instructions to be executed. This sequencer supports 4 internal
counters for loop control, and has a 64 element stack. Part of this stack is used
for subroutine nesting, and the rest is used as a "register stack" holding jump
addresses and count values. Two register stack pointers are available: gsp
(global register stack pointer), and Isp (local register stack pointer). This chip is
also capable of extensive interrupt support, with 8 possible external interrupts, a
stack overflow interrupt (level 9), and a counter overflow interrupt (level 0). Of
these, the hardware supports a breakpoint interrupt triggered by a bit in the
micro-code word (level 7), and a host micro-interrupt (level 8) triggered by the
HulntR flag in the host interface. The compiler and simulator support the entire
instruction set of this chip, although features associated with the interrupt
system can only be accessed through the sequencer( call. Features not
included in the simulator are the wcs and ihc instructions, which are not
supported by the hardware configuration.
Four different clock period lengths are supported by the hardware.
Because operation of bypass paths, the ALU, and the output multiplexors are
often conditioned on the S bit inside the PE's, it is not possible for the simulator
to figure out what clock period will be necessary based solely on the micro-code
instruction. Rather than attempt a detailed analysis of the propagation delay
inside the system, the simulator therefore assumes that the programmer or the
compiler made the correct choice, and simply prints the selected clock period if
it is not the fastest one. The second fastest clock period should be selected for
operations using bypass paths to broadcast data through the array and for bit-
parallel arithmetic. The third fastest period is intended for asynchronous ripple
arithmetic. The fourth fastest clock period is intended for operations using
asynchronous propagation of values through multiple PE's ALU's, possibly
combined with bit-parallel arithethmetic.
Three flags in the command register of the host interface are supported
by the simulator and compiler. Tests of the HFlagO communications flip flop can
control program execution. The HlntR flag can be set or cleared; on the
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hardware this requests an interrupt of the host. Also the HulntR flag can be
cleared; this is set by the host to force a micro-interrupt of the 1401 sequencer.
During simulation, the user can simulate the host's response by setting or
clearing any of these flags.
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APPENDIX B - Source Code, Object Code, Script File
Appendix B.1. - AAP Program - TRANSPOSE.aap
/* This program converts 16 words in data memory at location INPUT to
* bit-plane storage at location OUTPUT
* Copyright Bruce R. Musicus at MIT, 1988
*/
/* Data arrays in data memory */
short INPUT[16] = {
Oxaaaa, Oxcccc,
Oxaaaa, Oxcccc,
0x5555, 0x3333,
0x5555, 0x3333,
OxfOfO, Oxff00,
OxfOfO, Oxff00,
0x0fOf,
0x0fOf,
0x00ff,
0x00ff };
short OUTPUT[16];
/* OFFSET is the offset between successive 16 bit values in memory */
define OFFSET = 4;
/* PROGRAM */
Start::
pgreg = 0;
/* Build a set of 16 output addresses in rows of B[1]
* Start by setting each row of B[1] to the offset OFF.
* Then do a ripple, bit parallel sum to form all 16 ac. ses
* Finishes by building 16 input addresses in rows of RS and A[1] by
* adding OUTPUT-INPUT to every row of B[1]
*/
BuildAdr::
B[1] = broadcast[U](OFFSET);
B[1] - B[1] + FU] + CIR, CIN = 0, DCU = OUTPUT-OFFSET;
All] - broadcast(U] (INPUT-OUTPUT) + B[1] + CIR, CIN=O;
RS = A[1];
/* Read 16 shorts from data memory from location INPUT
* Shifts addresses in RS up, into MAR, reads memory into MDR, shifts
* MDR up into DIO registers. In pipeline fashion, this takes 18
* instructions total.
*/
GetInput::
RS = RS[D], MAR = DCU;
RS = RS(D], MAR = DCU, MDR = memEMAR];
loop(14) {
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RS = RS[D], MAR = DCU, MDR = mem[MAR], DIO = DIO[D], SDD =
MDR;
MDR = mem[MAR], DIO = DIO[D], SDD = MDR;
DIO = DIOI(D], SDD = MDR;
/* Copy data into A[O]
* Copy output addresses into DIO
* Then shift output addresses up into MAR, shift data right into MDR,
* and write MDR into memory at address MAR.
* Using pipelining, requires 15 cycles
*/
Switch::
A[O] = DIO;
DIO = B[1];
MAR = SDU, DIO = DIO[D], A[O] = AL] [O], MDR = DCR;
loop(15) {
MAR = SDU, DIO = DIO[D], A[O] = AL] [0], MDR = DCR,
mem[MAR] = MDR;
mem[MAR) = MDR;
idle;
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Appendix B.2. - Object File - TRANSPOSE.obj
":Programs:TRANSPQSE.aap"
/* This program converts 16 words in data memory at location INPUT to
* bit-plane storage at location OUTPUT
* Copyright Bruce R. Musicus at MIT, 1988
*
/* Data arrays in data memory */
@[10]
=s INPUT [16] {
Oxaaaa,
Oxcccc,
OxfOf0,,
Oxff00,
Oxaaaa,
Oxcccc,
OxfOf0,,
Oxff00,
0x5555,
0x3333,
Oxf0f,
Oxff,
0x5555,
0x3333,
Oxf0f,
Oxff }
@[16]
=s OUTPUT [16]
/* OFFSET is the offset between successive 16 bit values in memory */
@[20]
#define OFFSET 0x4
/* PROGRAM */
@[26]
::Start
/* Standard code preamble: B[2]=0, B[3]=1 */
8[0]
\ x xxxx xx0xx xxxxx xxBBx Fxxx02 xxxxxx xxxx x
/* Build a set of 16 output addresses in rows of B1]
* Start by setting each row of B1] to the offset OFFSET
* Then do a ripple, bit parallel sum to form all 16 addresses
* Finishes by building 16 input addresses in rows of RS and A[1] by
* adding OUTPUT-INPUT to every row of B[1]
*/
@[0]
\ x xxxx xx0xx xxxxx xxBBx Oxxx03 xxxxxx xxxx x
@[27]
\ x xxxx xxxxx xxxxx xxxxx xxxxxx xxxPxx xxCx OxO
@[36]
::BuildAdr
@[37]
\ x xxxl DUOxB 2xDxO xxBBx 5xxx01 xxxxxx xxCV 0x4
@[38]
\ x xxx3 DURFO 2xDxO xxBBx 93xx01 Oxxxxx xxCV OUTPUT - OFFSET
/* Read 16 shorts from data memory from location INPUT
* Shifts addresses in RS up, into MAR, reads memory into MDR, shifts
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* MDR up into DIO registers. In pipeline fashion, this takes 18
* instructions total.
*/
@[39]
\ x xxx2 DURxB 2xDx0 xxxxA 930101 xxxxx xxCV INPUT - OUTPUT
@[40]
\ x xxxx xx0xx 3EFxx Rxxxx 5x01lxx xxxxxx xxxx x
@[48]
::GetInput
@[49]
\wrcntrO xCxx DUxRO xEDx4 Rxxxx xxxxxx xxxxxA xxVx 0x800c
@[501
\ pspc xxxx DUxRO xEDx4 Rxxxx xxxxxx xRAxDA xxVx x
@[52]
\ jr0s xxxx DUxRO xEDU4 Rxxxx xxxxxx xRAxDA xxVP x
:$$0
/* Copy data into A[0]
* Copy output addresses into DIO
* Then shift output addresses up into MAR, shift data right into MDR,
* and write MDR into memory at address MAR.
* Using pipelining, requires 15 cycles
*/
@[54]
\ alrsp xxxx xxxxx xxxUx xxxxx xxxxxx xRAxDx xxxP x
[55]
\ x xxxx xxxxx xxxUx xxxxx xxxxxx xxxxxx xxxP x
[64]
::Switch
8[65]
\ x xxxx xx0xx lxDxx xxxxA 5x00xx xxxxxx xxxx x
@[66]
\wrcntrO xCxx xx0xx xxxFx xxxxx 3xxx01 xxxxxx xxxx 0x800d
@[67]
\ pspc xxxx DUOAO 2xDU6 xxxxA 5x00xx xxxxDA HDSx x
@[693
\ jr0s xxxx DUOAO 2xDU6 xxxxA 5x00xx xWAxDA HDSx x
:$$1
@[71]
\ alrsp xxxx xxxxx xxxxx xxxxx xxxxxx xWAxxx xxxx x
@[73]
\ idle xxxx xxxxx xxxxx xxxxx xxxxxx xxxxxx xxxx x
/* MICROCOMPILER SYMBOL TABLE:
CODE:
::Start = (undefined), source ":Programs:TRANSPOSE.aap", line 26
::BuildAdr = (undefined), source ":Programs:TRANSPOSE.aap", line 36
::GetInput = (undefined), source ":Programs:TRANSPOSE.aap", line 48
::Switch (undefined), source ":Programs:TRANSPOSE.aap", line 64
DATA:
=short INPUT[16], starting at (undefined), source
":Programs:TRANSPOSE.aap", line 10
=short OUTPUT[16], starting at (undefined), source
":Programs:TRANSPOSE.aap", line 16
CONSTANTS:
local OFFSET = 0x4, source ":Programs:TRANSPOSE.aap", line 20
*/
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Appendix B.3. - Link File - TRANSPOSE.Ink
#absprog OxO
#absdata OxO
@":Programs:TRANSPOSE.obj"
@":Programs:TRANSPOSE.aap"
/* This program converts 16 words in data memory at location INPUT to
* bit-plane storage at location OUTPUT
* Copyright Bruce R. Musicus at MIT, 1988
*
/* Data arrays in data memory */
@[Oxa 
=s INPUT [0x10 ] {
Oxaaaa ,
Oxcccc
OxfOf0 ,
Oxff00 ,
Oxaaaa ,
Oxcccc
OxfOfO
Oxff00 ,
0x5555 ,
0x3333 ,
OxfOf ,
Oxff ,
0x5555 ,
0x3333 ,
OxfOf ,
Oxff }
@[Ox10 ]
=s OUTPUT [0x10 ]
/* OFFSET is the offset between successive 16 bit values in memory */
@[0x14 ]
#define OFFSET 0x4
/* PROGRAM */
@[Oxla ]
::Start
/* Standard code preamble: B[2]=0, B[3]=1 */
@[OxO 
\ x xxxx xxOxx xxxxx xxBBx Fxxx02 xxxxxx xxxx x
/* Build a set of 16 output addresses in rows of B[1]
* Start by setting each row of B[1] to the offset OFFSET
* Then do a ripple, bit parallel sum to form all 16 addresses
* Finishes by building 16 input addresses in rows of RS and A[1] by
* adding OUTPUT-INPUT to every row of B[1]
*/
@[OxO ]
\ x xxxx xxOxx xxxxx xxBBx Oxxx03 xxxxxx xxxx x
@[Oxlb ]
\ x xxxx xxxxx xxxxx xxxxx xxxxxx xxxPxx xxCx OxO
@[0x24 I
::BuildAdr
@[0x25 
\ x xxxl DUOxB 2xDxO xxBBx 5xxx01 xxxxxx xxCV 0x4
@[0x26 I
I I-
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\ x xxx3 DURFO 2xDx0 xxBBx 93xx01 Oxxxxx xxCV 0x3c
/* Read 16 shorts from data memory from location INPUT
* Shifts addresses in RS up, into MAR, reads memory into MDR, shifts
* MDR up into DIO registers. In pipeline fashion, this takes 18
* instructio'ns total.
*/
@[0x27 ]
\ x xxx2 DURxB 2xDx0 xxxxA 930101 Oxxxxx xxCV Oxffffffc0
@[0x28 ]
\ x xxxx xx0xx 3EFxx Rxxxx 5x01xx xxxxxx xxxx x
@[0x30 I
::GetInput
@[0x31 
\wrcntrO xCxx DUxRO xEDx4 Rxxxx xxxxxx xxxxxA xxVx 0x800c
@[0x32 
\ pspc xxxx DUxRO xEDx4 Rxxxx xxxxxx xRAxDA xxVx x
@[0x34 ]
\ jr0s xxxx DUxRO xEDU4 Rxxxx xxxxxx xRAxDA xxVP x
:$$0
/* Copy data into A[0]
* Copy output addresses into DIO
* Then shift output addresses up into MAR, shift data right into MDR,
* and write MDR into memory at address MAR.
* Using pipelining, requires 15 cycles
*/
@[0x36 ]
\ alrsp xxxx xxxxx xxxUx xxxxx xxxxxx xRAxDx xxxP x
@[0x37 
\ x xxxx xxxxx xxxUx xxxxx xxxxxx xxxxxx xxxP x
@[0x40 ]
::Switch
@[0x41 
\ x xxxx xx0xx lxDxx xxxxA 5x00xx xxxxxx xxxx x
@[0x42 ]
\wrcntrO xCxx xx0xx xxxFx xxxxx 3xxx01 xxxxxx xxxx 0x800d
@[0x43 ]
\ pspc xxxx DUOAO 2xDU6 xxxxA 5x00xx xxxxDA HDSx x
@[0x45 
\ jr0s xxxx DUOAO 2xDU6 xxxxA 5x00xx xWAxDA HDSx x
:$$1
@[0x47 ]
\ alrsp xxxx xxxxx xxxxx xxxxx xxxxxx xWAxxx xxxx x
@[0x49 
\ idle xxxx xxxxx xxxxx xxxxx xxxxxx xxxxxx xxxx x
/* MICROCOMPILER SYMBOL TABLE:
CODE:
::Start - (undefined), source ":Programs:TRANSPOSE.aap", line 26
::BuildAdr = (undefined), source ":Programs:TRANSPOSE.aap", line 36
::GetInput = (undefined), source ":Programs:TRANSPOSE.aap", line 48
::Switch = (undefined), source ":Programs:TRANSPOSE.aap", line 64
DATA:
=short INPUT[16], starting at (undefined), source
":Programs:TRANSPOSE.aap", line 10
=short OUTPUT[16], starting at (undefined), source
":Programs:TRANSPOSE.aap", line 16
CONSTANTS:
local OFFSET = 0x4, source ":Programs:TRANSPOSE.aap", line 20
^_ I___II1L__I____II____Ill--^-L--.-i --
.--IXL^.--·-- -II--^.I^II.. --·---l ---LI·-·-^IIIL----.
42
*/
/* LINKER SYMBOL TABLE
CODE:
::Start = OxO, source ":Programs:TRANSPOSE.aap", line 26
::BuildAdr = 0x3,-source ":Programs:TRANSPOSE.aap", line 36
::GetInput - 0x7, source ":Programs:TRANSPOSE.aap", line 48
:$$0 = OxA, source ":Programs:TRANSPOSE.aap", line 52
::Switch = OxC, source ":Programs:TRANSPOSE.aap", line 64
:$$1 = 0x10, source ":Programs:TRANSPOSE.aap", line 69
DATA:
=short INPUT[16], starting at OxO, source ":Programs:TRANSPOSE.aap",
line 10
=short OUTPUT[16], starting at 0x40, source ":Programs:TRANSPOSE.aap",
line 16
CONSTANTS:
local OFFSET = 0x4, source ":Programs:TRANSPOSE.aap", line 20
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Appendix B.4. - Script File - TRANSPOSE.scr
/* This script.-file loads and executes the object file TRANSPOSE
* Copyright Bruce R. Musicus at MIT, 1988
*
* It uses a combination of 'run' and 'breakpoint' commands to work
* through the program in batches of steps (the 'step' command could
* also have been used).
*/
echo TRANSPOSE
echo This program starts with a 16x16 bit-plane of data in data memory,
echo in the array of 16 shorts (each a 16-bit word) named INPUT[].
echo
echo The program generates sixteen 16-bit input addresses in successive
echo rows of the A[1] register, and sixteen 16-bit output addresses in
echo successive rows of the B[1] register. Bit-parallel arithmetic is
echo used, together with various broadcast and asynchronous ripple-
echo through modes to generate these addresses in parallel as quickly as
echo possible.
echo
echo Then the program reads the INPUT[] array data in pipelined fashion,
echo shifting input addresses vertically up to the Memory Address
echo Register (MAR), reading memory into the Memory Data Register (MDR),
echo then shifting this data vertically into the DIO registers in the
echo AAP array.
echo
echo Finally, it copies this data to the AO] registers, then shifts it
echo out horizontally to the MDR register while shifting output
echo addresses vertically to the MAR register, writing the data into the
echo OUTPUT[] array in data memory. The effect is to load OUTPUT[O]
echo with the 16 least significant bits from the 16 INPUT[] array
echo elements, load OUTPUT(1] with the 16 next significant bits, and so
echo forth. This effectively transposes the bit-plane from the INPUT[]
echo to the OUTPUT[] format.
pause
echo
echo LOADING OBJECT FILE
load TRANSPOSE
echo INPUT DATA ARRAY:
m h
dm INPUT
pause
echo OUTPUT DATA ARRAY: (uninitialized)
dm OUTPUT
pause
echo INITIALIZE B[2]=0, B[3]=1
break BuildAdr GetInput Switch PutOutput
r start
echo INITIALIZE B[2]=0, B[3]=1
echo
mb
d b[2],b[3]
pause
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m decimal
echo BUILD 16 OUTPUT ADDRESSES IN THE ROWS OF B1]
ECHO
s2
d b[l]
pause
echo BUILD 16 INPUT ADDRESSES IN THE ROWS OF A[1]
echo
s
d al]
pause
echo INPUT THE DATA FROM INPUT[]
echo
echo STRATEGY: Copy Input addresses to RS, shift RS up into MAR, read
echo data memory into MDR, shift MDR up into DIO. Shift out 16
echo addresses, and do 16 memory reads in pipeline fashion.
pause
s
echo
echo THE SIXTEEN 16-BIT INPUT ADDRESSES, ONE PER ROW OF RS
echo
d rs
pause
s4
ECHO
ECHO AFTER 4 SHIFTS, 4 ADDRESSES HAVE BEEN TRANSFERRED TO MEMORY
echo
d rs
pause
ECHO
ECHO TWO 16-BIT DATA ITEMS HAVE BEEN TRANSFERRED INTO THE DIO REGISTERS
echo
d dio
pause
s4
ECHO
ECHO AFTER 8 SHIFTS, 8 ADDRESSES HAVE BEEN TRANSFERRED TO MEMORY
echo
d rs
pause
ECHO
ECHO SIX 16-BIT DATA ITEMS HAVE BEEN TRANSFERRED INTO THE DIO REGISTERS
echo
d dio
pause
s6
echo
ECHO SIX MORE ADDRESSES HAVE BEEN OUTPUT
ECHO
d rs
pause
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echo
ECHO SIX MORE DATA ELEMENTS HAVE BEEN INPUT
ECHO
d dio
pause
echo
ECHO BEHOLD, THE SIXTEEN 16-BIT DATA ELEMENTS FROM INPUT[]
echo
d dio
pause
echo Now output the transpose of the data
echo Copy data into A[0], output addresses into DIO.
echo Shift output addresses up in the DIO register to MAR.
echo Shift data right in A[0] to MDR.
echo Write MDR register at the address given by MAR.
echo Perform the memory writes in pipeline fashion.
echo
pause
r
echo
echo THE SIXTEEN DATA ELEMENTS
ECHO
d a[0]
pause
echo
echo THE SIXTEEN OUTPUT ADDRESSES
ECHO
d dio
pause
s4
echo
echo AFTER 4 SHIFTS, 4 OUTPUT ADDRESSES HAVE BEEN SENT TO DATA MEMORY
echo
d dio
pause
echo
ECHO 4 DATA ELEMENTS HAVE BEEN SENT TO DATA MEMORY
echo
d a[0]
pause
s6
echo
ECHO AFTER 6 MORE SHIFTS, 6 MORE OUTPUT ADDRESSES HAVE BEEN SENT TO
MEMORY
ECHO
d dio
pause
echo
ECHO 6 MORE DATA ELEMENTS SENT TO DATA MEMORY
echo
d a[0]
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pause
r
ECHO
echo ORIGINAL INPU-[] DATA:
ECHO
m h
dm INPUT
pause
ECHO
echo TRANSPOSED OUTPUT[] DATA:
ECHO
dm OUTPUT
D
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1OKI AAP Array
Array Operating System (AOS) - MANUAL
Bruce R. Musicus, MIT
1. Introduction
The AAP Operating System (AOS) is a system which executes on a
Heurikon 68000 single board computer, controlling the two board AAP Array.
This software is loaded into RAM and executed via the download routine of the
Heurikon monitor. Together with the AOS microcode kernel running in the array
itself, It provides a powerful debugging environment for testing AAP microcode
programs. Contents of the array's command/status register, and all pipeline
registers can be examined and modified. Object files may be uploaded via the
serial link, providing microcode, data, and labels. Data memory may be
displayed and modified in a variety of ways. In coorperation with the microcode
kernel, all observable internal registers of the AAP array and the 1401
sequencer may be examined and/or modified. Microcode programs can be
executed, with argument passed from the command line. DMA data transfers
between the array and the Matrox frame grabber can be scheduled under
command line or microcode control. The frame grabber itself can be configured
in a variety of ways. Hardware microcode breakpoints can be set, or single
stepping can be employed. In short, the AOS software provides the basics
necessary for debugging microcode software. For further simplicity, the
command syntax is modeled after that used by the aaps im simulator.
To get the maximum benefit from the AOS system, the user should be
intimately familiar with the hardware structure of the OKI AAP chips, the data
busses, the pipeline registers, data memory, sequencer structure, micro-code
memory, and host interface. See the manuals on the aapcompile compiler
and the aapsim simulator for details.
22. Assumed Hardware Configuration
Figure 1 displays the assumed hardware configuration for the AOS AAP
system. A host computer with file system, upload/download capabilities, and
terminal emulation capabilities is connected via an RS-232 serial line to port B
of a Heurikon single board 68000 system. This VME board is plugged into a
double height, double width VME chassis along with the two AAP boards, and a
VIP-1000 Matrox frame grabber board. The DMA channels on the Heurikon
board a,- used to quickly transfer words of data between the frame grabber and
the arra. data memory. The Heurikon can also access all I/O registers in the
array, and can read and write microcode, data memory, pipeline registers, and
the command/status register in the array. In the MIT configuration, a Hewlett
Packard 64000 development system is used to communicate with the 68000,
and to save all files needed by the system. The HP terminal emulation program
is used to send 68000 code in S-record files to the Heurikon board, and
microcode in .d files to the AOS program executing on the Heurikon board.
The keyboard on the HP64000 is used to communicate with the Heurikon, and
thereby with the array; characters displayed by the Heurikon are captured on
the HP64000 and displayed on the terminal. Any microcomputer can be used
instead of the HP64000, provided that it has a terminal emulation program, can
communicate over an RS-232 link at 2400 baud, supports XON/XOFF protocol,
and can transfer files over the link.
3. Starting AOS
On powerup, the Heurikon board prints a sign-on message, then prompts
the user for commands. The first step is to download the AOS system via the
serial link. Enter the command:
ld b
to direct the Heurikon to begin downloading over port B, the same port used to
connect the terminal. Next, upload the AOS code. Two versions of AOS are
available. The one named "Aos" contains all the commands described in this
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3manual. The version named "AosNOVIP" supports everything except the frame
grabber (frame grabber commands are accepted, but do nothing). ("Aos" will
not run if the frame grabber is not installed.) Both versions are saved in
Motorola S-record format, which is described in the Heurikon manual.
Uploading requires about 5 minutes at 2400 baud. (Be sure to set your
uploading software for XON-XOFF handshake protocol.) When done, the
Heurikon should signify that the transfer has succeeded. (Due to lack of correct
handshaking, this response is often garbled though still recognizable; the
garbling may itself generate an error message which should be ignored.)
Next the AOS system must be started. Type:
c 1000
to begin execution at the lowest address, hexadecimal 0x1000. AOS should
print a sign-on message, then ask if you wish to download the microcode
kernel. If you wish to preserve the current contents of the array microcode and
data memories, type 'n'. This is appropriate, for example, if you have accidently
exited AOS and wish to restart without reloading the array. If there is nothing of
value in microcode memory, however, then hit Return or type 'y'. AOS will set
all microcode to default values, clear data memory, then prompt you to upload
the AOS microcode kernel, contained in the file Kernel. ld. AOS will accept
the file line by line, loading it as it arrives into microcode memory in the array. If
the download is successful, then at the end of the file AOS will print an
appropriate message, then reset the array and start execution at microcode
address 0. If the AOS microcode kernel starts correctly, then it should send a
coded.message (a "signal") back to the Heurikon, which in turn will print the
message "AOS Operating System Loaded and Running" on the host computer
terminal. To abort the load process, type Control-D (or type Q on a line by itself,
then Control-D). The Control-D is interpreted as an End-Of-File character
(EOF), and is used to terminate the transfer. (Note that AOS always assumes
that file transfers end in Control-D. If this is not the case, then you will have to
type this character manually after each download).
After everything is set, AOS will print a command prompt. You may type
any of the commands described below in response to this prompt. Note that, in
general, AOS commands are strongly modeled after the aapsim command set.
Some simplifications have been introduced, however, to reduce the complexity
4of the AOS software and shorten the time required to download AOS. New
commands are also available for accessing special hardware features, such as
the pipeline registers and hardware breakpoint, and for interacting with the
DMA unit and the frame grabber.
4. Coordination between AOS and the AOS Microcode Kernel
It is important to understand how the AOS software communicates with
the AAP array, and how the microcode kernel executing on the array assists
AOS. The AOS software executing on the 68000 board can interact with the
array in several limited ways. Using the command/status register, it can start
and stop the array clock, it can request a microcode interrupt, it can reset the
sequencer, single step the clock, and it can prepare for proper 68000 interrupts
from the microcode (this feature is currently unused). It has direct access to all
pipeline registers and to the microcode address bus. This means that the
68000 can read the address of the next microcode word that will be executed. It
can read the contents of the current microcode word that is executing, together
with the current values of the MDR, MAR, and PGreg registers. It can access
any location in data memory directly, and it can read and write microcode
words.
Unfortunately, AOS cannot directly read any internal registers in the AAP
array or in the sequencer, and it cannot start execution at a particular address.
It is the responsibility of the microcode kernel to provide these services for AOS.
When it is started, the microcode kernel initializes the sequencer, setting
the stack limit register SLR) to halfway through the stack at location 32,
initializing the subroutine stack pointer (SSP), and global and local register
pointers (GSP and LSP). LSP is chosen as the current register pointer. The
microcode interrupt system is initialized, and there are microcode interrupt
service routines to service these interrupts. Microinterrupts are disabled while
the kernel executes, but are enabled before the execution of a user program
begins.
5After initializing the sequencer, the kernel saves the values of all
"observable" registers in the AAP and in the sequencer in the top half of the top
page of data memory (address 0x3c000 and above in the current
implementation.) This includes MAR, MDR, PGreg, the sequencer counters,
status register, SSP, GSP, LSP, sequencer stack, micro-interrupt vectors, and
the AAP registers A[], B[], C, LF, DIO, and RS. These values can now be
examined by AOS with the display commands, and modified with the change
commands. The kernel next initializes a pair of communication buffers, also
located in the top half of the top page of data memory, which support
communication between AOS and the kernel. It places a message to AOS into
the output buffer, and signals AOS that it is ready. It then goes into a loop which
waits for an incoming message from the input buffer.
AOS can send messages to the kernel by placing them into the input
buffer. For example, AOS can send a "run" message together with a starting
address. The kernel will read this message, load the register values it finds in
data memory back into the AAP array and into the sequencer, enables
microinterrupts, then jumps to the specified address. The stack frame is setup in
such a way that when the user program finishes with a "stop" microinstruction or
a "return", execution will return to a wrap-up routine in the kernel. This routine
carefully saves all MAR, MDR, PGreg, sequencer, and AAP registers in data
memory, signals the 68000 that the program is done, then resumes polling the
input buffer looking for more work to do.
5. OrnLine Help - Help, ?
Help information is available on-line on all the commands available in
AOS. To see a list of the help topics, type:
HElp
or
6In general, commands may be typed in either upper or lower case, and may be
abbreviated to 1 or 2 letters. The on-line help, as well as this manual, displays
the characters that must be typed in capital letters, and the optional characters
in lower case. -This convention is also used in this manual when describing
each command.
The basic help command lists all the available commands.
preceded by an '*' have further help information available. To see
followed by the command name; for example:
he lp d
will print a list of all the available display commands.
Those
it, type "help"
6. Quit, Bye
To exit AOS and return to the Heurikon monitor, use the command:
Quit
or
BYe
AOS may be restarted at any time from the Heurikon monitor with the command
"c 1000". For other Heurikon monitor commands, see the Heurikon manual.
For a faster exit back to the Heurikon monitor, type Control-C at any time.
7. Downloading Object and Link Files - Load
An AAP program written using the AAP programming language is usually
placed into a source file whose name ends in the extension ". aap", such as
"wowee . aap". This program is compiled by aapcompile into an object file,
which would normally be named "wowee. obj". This object file contains micro-
code definitions, data memory values, program and data labels, defined
constants, and possibly comments, and has an ASCII format so that it is human
readable (or writable). To form a downloadable microcode file, all the object
-
7files forming the microcode program should be combined by the aapload
program into a special "load" file, in this case named "wowee . ld". All undefined
fields in microcode words are assigned default values, and specific addresses
are assigned to all code and data. Each line in the load file represents either a
microcode line, a set of data nibbles, or a label definition. Parity characters are
appended to ensure accurate downloading. If the microcode program is not
given an explicit starting address, then the aapload program will assign a
default starting address located above the AOS microcode kernel (this is
currently set to address 0x400).
To load a .Id file into the array, type the command:
Load
Then upload the ".ld" file from the host computer. The last line of the ".ld" file is a
"Q". When finished, the host computer should send an EOF character (Control-
D). (If not, then you must type a Control-D to inform AOS that the download is
complete.) AOS then prints a complete diagnostic describing the number of
download errors, and the type of each.
In its normal use, the load command refuses to load any microcode into
the region assigned to the AOS microcode kernel (currently user microcode
must be loaded at address 0x400 and above). To reload the AOS microcode
kernel, or to download code into the lower addresses, use the command:
Load Kernel
This works exactly the same as Load, except that any legitimate microcode
address may be loaded.
AOS will load microcode lines from the file into microcode memory, data
nibbles into data memory, and will store all labels in a symbol table located in
RAM on the Heurikon board. Beware that space in this label table is somewhat
limited. Also beware that source filename information is not induced in a ".ld"
file, and therefore it is not possible for AOS to enforce proper use of local labels.
Therefore, AOS will only keep track of global labels and unique local labels. If a
label name is defined in multiple source files, then only the global definition will
be retained. If there is no global definition, then only the first local definition will
be retained.
8Note that the load command uses an XON/XOFF protocol to coordinate
receiving data. The XOFF character is sent after receiving each line, to force the
sender to pause, then an XON is sent when the 68000 is ready to load the next
line. XON characters are also sent whenever the 68000 is waiting for another
line of input. Be sure that the terminal program used when communicating with
the 68000 is configured for XON/XOFF handshaking. (The current version of
AOS does not pay attention to incoming XON or XOFF characters; it only
generates these characters during file downloads.)
8. Exr 'essions
Expressions combining numbers, labels, parentheses, and operators
may be used as arguments to simulator commands, as well as in object files to
define the micro-constant field, control assembler directives, or to load data
memory.
Expressions in AOS commands may use any global or uniquely named
local label from any object file which has been loaded. (Note that the -g switch
on aapcompile is useful for converting all labels to global, so that they may all
be used in AOS commands.) Labels may also be defined with the "define"
command. Label names are formed of alphabetical characters a-z,A-Z, digits 0-
9, or'_' or '$', though they must not start with a numerical digit. Since the
compiler generates local label names beginning with '$$', the user should
avoid such names. The labels "x" and "X" are not allowed, since these conflict
with the simulator's symbol for'undefined'.
The special label'.' is not understood by AOS. Technically, this is
because the AOS system cannot reliably determine what microcode address is
currently being executed by the array. (It can determine what address will be
executed next).
Numbers may be decimal (456), octal (0347), binary (ObO1101), or hex
(Oxc5F).
9Operators are applied in order of their priority, and in left to right order
within the same priority level. Many of the unary and binary operators in C are
available, together with a few extra:
- negate + plus
* multiply / divide
+ add
- complement (unary operators)
% modulo
- subtract
<< left shift >> right shift
& AND
A XOR
I OR
!& NAND
!A XNOR
!I NOR
For example, we could use expressions in commands in the following ways:
define foobar = oldlabel+5*9 - (secondlabel & OxFF)
display code[subr:subr+20]
where subr, oldlabel, second_label are assumed to be previously defined
labels. The first command defines a new global label with the computed value.
The second command displays 21 lines of microcode in the specified address
range.
9. Ranges
Many commands, including "change", "display", and "fill", may be
restricted to affect only a selected range of rows, columns, or bits in the array. A
uniform syntax is used throughout the simulator to specify these ranges. A
range of bits, for example in the B register, may be specified by either of the
following:
B[n]
B[n:m]
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The first line indicates that only bit n of the register bank is involved. The
second line specifies that bits n through m should be involved, where n is
assumed to be the least significant bit. n may be greater than or less than m.
The rows of the array are numbered 0 through 15, starting at the top. The
columns are labeled 0 through 15, starting at the right side. To specify a range
of rows and columns, use the syntax:
[n, m] - row n, column m
[nl :n2,m] - rows nl through n2, column m
[n,ml:m2] - row n, columns ml through m2
[nl:n2,- :I :m2] - rows nl through n2, columns ml through m2
Omitting the row or the column range will let it default to the full range. Omitting
either the lower or upper limit of a range causes its value to default to the
minimum or maximum possible value, respectively.
Some examples may clarify this. To change the values of bits 4 through
7 of register A only in the single processor in row 12, column 15:
change [12,15] a[4:7]
This command will first print the current values of A[4:7] in the current display
mode (see the discussion on "display mode"), then ask you for new values. To
display the values of B register bits 15 through 4 (15 is the least significant bit)
in processors in rows 3 through 9 and column 2:
..
display [3:9,21 '[15:4]
To display the values of 3'  register bits, in rows 5 through 10 and columns 5
through 1:
d [5:10,5:1] A[4], s, b
To display and then optionally change all values of RS in rows 3 through 5, all
columns:
c [3:5,] rs
11
10. Display Mode - Mode
The format of the numbers displayed by the simulator may be controlled
with the "mode" command. Typing:
Mode
will print the
mode to the
current display
specified type:
mode. Giving an argument will change the display
Mode Decimal
Mode Hexadecimal
Mode Octal
Mode Binary
- base 10
- base 16
- base 8
- base 2
Some display commands will ignore binary mode and use hexadecimal instead
in order to produce a more compact display.
11. Display Commands
A very extensive set of display commands is available to display nearly
everyobservable bit of status information in the AAP processor array, the data
busses, the pipeline registers, the data memory, micro-code memory, the
sequencer, and the host interface. Beware that AOS does not allow access to
many of the variables which can be examined in the simulator because many of
these values cannot easily be determined by simple microcode or host tests.
Typing the command "display" by itself:
Display
will simply repeat the last display command. To display a portion of the
contents of micro-code memory, type:
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Display CODE
Display CODE[n]
Display CODE[n:m]
The first version of the command will display all defined micro-code words
above the AOS microcode kernel. A header is printed identifying the micro-
code fields, then each word is printed with mnemonics filling each field. Note
that, unlike the simulator, all fields in the microcode word will be defined. The
source files for the code lines will be indicated, as well as code labels.
Specifying a single argument, CODE[n], restricts the display to showing address
n of micro-code memory, provided it is defined. Specifying a range of values,
CODE[n:m], will display all micro-code memory addresses from address n
through m. (n may be greater than m, and either n or m may be omitted).
In general, range arguments of this type can be formed from arbitrary
expressions involving labels, numbers, parentheses, or operators. For
example:
Display CODE[Label:Label+23]
will display up to 24 micro-code words starting at address 'Label'.
To see a list of all labels defined so far:
Display LABEL
The list is sorted into code labels, data labels, and defined constants, and is
additionally sorted by value. The display will indicate whether the label is
global or local, and will give the value of the label. Some of the defined
constants may come from the object files, others from the "define" command
(see below).
The entire contents of one or more PE's may be displayed by:
Display AAP
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Display AAP[r,c]
Display AAP[rl:r2,cl:c2]
The first command will list the value of every observable bit stored in every PE
in the array. Any legal row/column range may be used following the AAP. Thus
the second command will only display the status of the single PE in row r,
column c. The third command prints the status of PE's in rows rl through r2,
and columns cl through c2. Omitting any of rl, r2, cl, c2 would cause the
simulator to force the lower or upper limits of the range to the minimum or
maximum values.
Beware that substantial cooperation is required from the AOS microcode
kernel in order to display these values. In particular, each time the user
microcode program is interrupted, the microcode kernel is responsible for
storing a copy of the latest values of all AAP register bits in the top page of data
memory. The microcode kernel will copy these locations from data memory into
the AAP registers before resuming execution of the users program. AOS
simply reads the values from data memory, and formats them neatly for display.
During execution of the user's program, therefore, or whenever the microcode
kernel is not executing, the values displayed by AOS will have no relationship
to the actual AAP register values.
To display a selected register in the PE's, follow the display command
with the range of rows and columns to be displayed, and the name of the
register:
Display register
Display [rl:rh, cl:ch] register ...
These commands display the specified register values in a rectangular grid,
sorted by row and column. If a row/column range is specified, then only the
registers in the specified range of rows and columns will be displayed. The
registers which may be specified are:
A A[n] A[n:m]
.-~11· __ _1· ·
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B B[n] B[n:m]
C DIO LF RS
Any range of bits in the An or B] registers may be printed. Bit 'n' is taken to be
the least significant bit and 'm' the most significant, even if n>m. Note that only
32 B register bits can be printed at one time. Note that the SLO and SL1
registers cannot be read, and therefore cannot be examined by AOS.
Here are some examples:
d a 3:max]
displays the 3 s of bits 3 through max of the A[] register bank arranged in a
16 by 16 grid play.
d [4:1, 10:] dio
displays the values of DIO in the processors in rows 4 through 1, columns 10
through 15.
As with the "display aap" command, substantial cooperation from the
microcode kernel is required to produce these displays. If the kernel is not
currently executing, the values displayed may be bogus.
The command:
Display PIPE
shows whatever information the Heurikon can acquire about the array. This
includes the microcode wore rrently loaded into the pipeline register, the
microcode address feeding ;.e microcode memory (this will be the next address
executed), and the values of the MAR, MDR, and PGreg registers. Note that
other boundary information from the AAP chips, and the values of the MARbus
and MDRbus busses cannot be directly examined by AOS.
Information about the status of the micro-sequencer may be displayed by
typing:
15
Display SEQ
This will first print the current contents of the program counter (PC), and the
address most recently fetched from micro-code memory. Then comes the 4
counters and the status register contents. Next are the 10 interrupt vectors, of
which only interrupt vectors 7, 8, and 9 are fully supported by the hardware.
Next comes a dump of the contents of the entire 64 word stack, broken into the
subroutine stack area, and the register stack area. The values of the subroutine
stack pointer SSP, global register stack pointer GSP, and local register stack
pointer LSP, are indicated by pointers to the stack. Note that the SLR stack limit
register is not readable, and will not be displayed. (It is initialized to 32).
Information about the status of the Host Interface is obtained by:
Display HOST
This displays the values of command/status register. It indicates whether the
array is currently running or halted, the value of HFlagO, whether host interrupts
are enabled and whether a host interrupt request is pending, whether a host
micro-interrupt to the array is pending, and the interrupt vector for a host
interrupt.
Slighlty different display commands are used for displaying the contents
of data memory. Data items may be displayed either as nibbles (4 bit), bytes (8
bit), tribbles (12 bit) or shorts (16 bit). The command formats are:
D1 n - display nibbles starting from address n
D2 n - display bytes starting from address n
D3 n - display tribbles starting from address n
D4 n - display shorts starting from address n
The address may be formed of arbitrary expressions, including labels. To
display a fixed range of addresses:
IXI___I_ ___·^ ___^__1___IC__
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D1 n:m - display nibbles from address n through m
D2 n:m - display bytes from address n through m
D3 n:m - display tribbles from address n through m
D4 n:m - display shorts from address n through m
The ending address m may be less than the beginning address n, in which case
the elements are displayed in reverse address order. Typing "dl", "d2", "d3", or
"d4" without any arguments will use the address range argument from the
previous display command.
Data arrays and code can be displayed with somewhat less effort with
the "dm" command:
DM label - display each element in array labelD
DM label [n] - display element n in array labelO
DM label [n:m] - display elements n through m in array labela
The indices may be formed of arbitrary expressions, including labels. The data
type (nibbles, bytes, tribbles, shorts) is determined from the type of the label.
The indices refer to array elements, not absolute memory addresses. If a code
label is specified, then the command will print microcode instructions starting at
the given label. Typing "dm" without any arguments will use the address range
argumentrom the previous display command.
In general, you can can cut short any display by hitting Return on the
keyboard. Also, after each screen of display material, the simulator will pause
to ask "More? [y, n] ". Hit Return or 'y' to continue, hit 'n' to stop the display
and return to the command prompt.
II _ 
_
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12. Change Registers, Memory
The "change" command is used to display, and then optionally change
the specified AAP, sequencer, pipeline, boundary, or host interface registers.
Code and labels, however, may not be changed by this command. To change
these, edit the object files and then reload them into AOS.
To change internal AAP register values:
Change register
Change [rl:rh,cl:ch] register
For each processor in the specified row and column range, these commands
display the value of the specified register, then prompt the user for a new value.
The following may be typed in response to the prompt:
expr where expr is an arbitrary expression formed of
labels, numbers, operators, and parentheses
<return> leave the value unchanged, go to the next
q or Q return to command mode
?, h, or H display help information
The registers which may be changed are:
A A[n] A[n:m]
B B(n] B[n:m]
C DIO LF RS
Note that substantial cooperation is required from the microcode kernel to
implement these change commands. If the kernel is currently executing, then
the changes will take effect when the user program is restarted. If the kernel is
not currently executed, then most likely these changes will be ignored.
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The values of the MAR, MDR nd PGreg pipeline registers may be
changed with the command:
Change PIPE
This will change the current values of MAR, MDR, and PGreg. The 88 bit
microcode value in the pipeline cannot be changed, nor can any register bits in
the boundary of the AAP chips.
To change the PC, counter, status register, stack pointer, register
pointers, or interrupt vectors in the sequencer, type:
Change SEQ
This displays each value in turn, then asks the user to optionally change each
value. To change the values in the sequencer stack:
Change STACK
Change STACK[n:m]
These commands display elements n through m of the sequencer stack, then
ask the user to change their values. If no address range is specified, it will step
through the entire stack.
To modify the bits in the host interface:
Change HOST
Command/status bits may be set to 'O' or '1', and the interrupt vector may be
given an arbitrary 8 bit value.
Some examples:
c [3,0:15] a[5]
- displays and asks to change register a[5] in row 3, columns 0 through
15 of the array.
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c if
- displays and asks to change all registers If in the array.
c stack [5]
- displays fifth element of sequencer stack, asks user to change it.
Slightly different commands are used to display and change nibble, byte,
tribble, or short elements in data memory:
C1 n - display and change nibbles starting at address n
C2 n - display and change bytes starting at address n
C3 n - display and change tribbles starting at address n
C4 n - display and change shorts starting at address n
The addresses may be formed of arbitrary expressions, including labels. The
values entered may also be formed of arbitrary expressions. The value of the
expression value is not checked - instead the appropriate number of least
significant bits from the expression value are loaded into memory. Values in
data memory may not be set to undefined.
To display and change only a limited range of address values:
C1 n:m - display/change nibbles from address n through m
C2 n: m - display/change bytes from address n through m
C3 n: m - display/change tribbles from address n through m
C4 n: m - display/change shorts from address n through m
Labeled arrays in data memory, or code labels may be displayed and
changed in a different way:
CM label - change each element in array label[]
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CM label [n] - change element n in array label[]
CM label [n:m] - change elements n through m in array label[]
The labels should refer to data memory. The indices may be formed of arbitrary
expressions, including labels. The data type (nibbles, bytes, tribbles, shorts) is
determined from the type of the label. The indices refer to array elements, not
absolute memory addresses.
13. Fill Commands
The "fill" command can be used to set blocks of data memory locations
(but not registers) to a fixed value. ("fill" works similarly to the same way "value"
does in the aapsim simulator; the name was changed to be more compatible
with a similar function in the Heurikon monitor.)
To initialize blocks of nibbles, bytes, tribbles, or shorts in data memory to
a given value:
F1 n = expr
F2 n = expr
F3 n = expr
F4 n = expr
These commands respectively set the nibble, byte, tribble, or short at address
'n' to the value of expression 'expr'. Both 'n' and 'expr' may be formed of
arbitrary expressions involving numbers, labels, and operators. To set a range
of addresses in memory to a given value, use:
F1 n:m = expr
F2 n:m = expr
F3 n:m = expr
n:m = exprF4
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These commands respectively set the nibbles, bytes, tribbles, or shorts starting
at address n through m to the value of 'expr'. Note that m may be less than n.
Also note that these commands always affect an integral multiple of 1,2,3, or 4
nibbles respectively, and thus may affect a few nibbles outside the range n
through m.
Labeled arrays of data may be initialized by a somewhat easier
procedure as follows:
FM label = expr
- fill each element in array label[] with value 'expr'
FM label[n] = expr
- fill element n in array label[] with value 'expr'
FM label[n:m] = expr
- fill elements n through m in array labelo with value 'expr'
The labels should refer to data memory. The indices may be formed of arbitrary
expressions, including labels. The value 'expr' may be an arbitrary expression.
The data type (nibbles, bytes, tribbles, shorts) is determined from the type of the
label. The indices refer to array elements, not absolute memory addresses.
14. Define New Labels
The "define" command defines a new global label, with value equal to
the given expression:
DEfine label = expression
The label will be treated as a global, and thus must have a different name than
any other global label. For example:
de wowee = (off*2)
will define a global label named 'wowee' with value equal to the label 'off'
times 2.
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15. Executing the Microcode Program - Run, Break, Reset, Halt
A program loaded from an object or link file can be executed under AOS
in two different ways. The "run" command starts execution at a particular
address, or resumes full speed execution at the last point at which the program
was interrupted. Arguments included in the run command can be passed to the
microcode through a pair of circular buffers in the last page of data memory.
"run" can also be used to restart the array if it is halted, or to restart the AOS
microcode kernel. The "step" command starts execution at a particular address,
or steps from the last point at which the program was interrupted. Arguments in
the step command can also be passed to the microcode through the
communication buffers. The "Halt" command can be used at any time to halt the
user program, or to stop the clock. The "Break" command is used to set
hardware breakpoints in the microcode.
To start execution of a user microprogram, first load the microcode with
the "load" command, then use "run". If the first address of the program is
location Start+5, then:
Run Start+5
will begin execution from the beginning. Note that the beginning address may
an an arbitrary expression, using labels, numbers, operators, and parentheses.
Also note that the run command works by placing a message to the array in its
input buffer. Thus if a user program is currently executing, it will continue till
completion. Only when the AOS microcode kernel resumes execution will the
run message be interpreted, and the new user program executed.
Arguments can be passed from the command line to the program by
including them in parentheses following the starting address, separated by
commas:
Run Start+5(13, :45*9/wowee)
__I
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Arguments are always treated as 16 bit short values, and will be placed in left to
right order in the array's input buffer. To use this data in your microcode, see
the section below on microcode system calls.
If a program has been halted, either by using the "step" command or the
"halt" command, it can be resumed by simply typing:
Run
If the microcode kernel is not running, it can be restarted by:
Run 0
This command will restart the clock and force a microcode reset to begin
exection at the beginning of the kernel. The "reset" command:
REset
works similarly, forcing a microcode reset to begin execution again at location 0,
but it also clears the input and output message buffers in the array in order to
provide a fresh start.
The "run" command will restore the state of the array left by the previous
user program before it begins execution. This allows easily resuming execution
from where it left off, and also allows passing information between programs run
in succession.
Hardware breakpoints can be set in microcode to interrupt execution of
the array at specified addresses.
Break address
Break low:high
The first form sets a breakpoint at the specified address. The second form sets
a breakpoint at every instruction from low through high. The arguments to
"break" may be arbitrary expressions. Multiple breakpoints may be set in a
single command by separating the addresses or address ranges by commas or
white space. The user program will run at full speed, but when a micro-
instruction is executed with the breakpoint bit set, a breakpoint interrupt will be
generated and control will return to the microcode kernel. The entire state of the
array will be saved in the upper page of data memory, and a message is sent to
______ __ 
_____
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AOS informing it that a breakpoint interrupt has just occurred. AOS commands
may be used to display and/or change any register, sequencer, or memory
values. To resume execution after a breakpoint interrupt, just type "Run". To
see all current breakpoints in user microcode:
Break
For improved readability, breakpoints and breakpoint ranges will be displayed
using offsets from code labels wherever possible.
To clear all breakpoints:
CLear Break
To clear breakpoints in a specific range:
CLear Break address
CLear Break low:high
Multiple breakpoints or breakpoint ranges can be cleared with one command by
separating the addresses with white space or commas.
To stop execution of a user program at any time, type:
Halt
If the array appears to be running a user program, this will cause a host micro-
interrupt to be generated, which should return control to the microcode kernel.
Otherwise, the command will simply stop the array clock.
16. Single Stepping the Array - Step
To single step a program, use the "step" command. To single step from
a specific starting address, use:
Step Start+5
or
Step Start+5 (foobar/67, lab%4)
I__ 1 _
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The first form places a message in the array input buffer to begin execution in
single step mode from the specified starting address. The second form also
places the 16-bit arguments in left-to-right order into the input buffer. Note that
any user program that is currently running will continue till completion, and the
step command will only take effect when control returns to the microcode kernel.
If the user program has halted or has been interrupted for some reason,
single stepping can be resumed by:
Step
To restart the microcode kernel, and single step operation of the kernel, use:
Step 0
Implementation of the single step command is somewhat complicated. A
coordinated effort between the microcode kernel and the AOS operating system
is required. The microcode restores the state of the array prior to execution,
then negotiates stopping the array clock with AOS. At this point, AOS single
steps the array until control passes out of the kernel and into user program
space. At this point, AOS will print the current command/status register
contents, the values of the MAR, MDR, and PGreg registers, and the microcode
word that is currently loaded into the pipeline register. It then asks what you
wish to do. Hit Return to execute another step of the program - afterwards AOS
displays the new pipeline and status information. Enter a number or expression
to execute a number of steps before repeating the display. Hit 'q' or 'Q' to quit
single.step mode. Either a microcode interrupt will be issued to abort execution
of the user program, and return to full speed execution, or else the array will be
left in a halted state, depending on circumstances.
Because the array is halted between steps, it is not possible to view the
contents of internal registers or the sequencer after each "step". An alternative
approach is to simply set a breakpoint at every instruction in the program, then
run the program normally:
b Start+5:
Run Start+5
·-.·.- __L-- I_ L-_Ill--_--IIIl- I
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A breakpoint will be generated after every user instruction, and control will
return to the microcode kernel. Now any AOS command can be used to display
or change any observable array register. To do the next instruction, type
Run
again. When finished "single stepping" in this way, just clear all breakpoints
and resume full speed execution:
cl br
Run
17. Clear Commands
The "clear" command allows various types of initialization:
CLear Aap sets all AAP registers to default values
CLear ALL clears everything, reinitializing the array
CLear Break clears all breakpoints
CLear Break nl... clears selected breakpoints at n1 ...
CLear Code sets all user microcode to default values
CLear Code[n] clears microcode address n
CLear Code[n:m] clears microcode addresses n through m
CLear Label clears the definitions of all labels from memory
CLear Mem clears all data memory
CLear Seq clears all sequencer registers
These functions ask if you are sure about doing this before they proceed. Be
sure when using this command to clear the AAP registers or the sequencer that
the microcode kernel is currently executing. This is because these commands
actually initialize the copy of these registers in the upper page of data memory.
If the microcode kernel is currently running, then the next time the user program
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is executed, these new values will be loaded into the array before execution. If
a user program is currently running, however, then the changes will be lost
when the user program stops, and the kernel copies its AAP register values and
sequencer values into data memory.
Note that "clear code" actually sets all user microcode values to default
values, but leaves the kernel microcode area alone. Similarly, the "clear mem"
sets all data memory to 0, except for the top half of the top page which is
reserved for use by the kernel.
18. DMA Commands - get, put, frame
A Direct Memory Access (DMA) chip on the Heurikon board is capable of
moving blocks of 16-bit data at high speed between the frame grabber and the
array's data memory. The AOS software is currently configured to support
processing of 128 by 128 frames of 8-bit pixels. This amount of data exactly fill
half a page of data memory (32K nibbles). For a typical image processing
program, the DMA unit will move a 128 by 128 chunk of image data from
somewhere in the camera's 512 by 512 image into the bottom or top half of a
selected data page. A user subroutine will process the chunk, then DMA will
transfer the processed result from the bottom or top half of a data page into any
128 by 128 position in the 512 by 512 display image.
The "frame" command specifies what portion of the camera and display
images will be affected by future DMA operations.
FRame x y
FRame xin yin xout yout
The first form specifies that the upper left corner of the subimage to be
processed is located at position (x,y) in both the camera and display images. (x
is the horizontal direction, and (0,0) is the upper left corner of the screen). The
second form specifies separate subimages for input and display: (xin,yin) is the
upper left corner of the input subimage from the camera, and (xout,yout) is the
upper left corner of the output subimage to the display. To see the current
selections, type:
_I I I 1 1· 
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FRame
with no arguments.
"get" is used to transfer data from the frame grabber (TV camera) to the
array:
Get image
The argument to "get" specifies which image slot should receive the 128 by 128
eight-bit image. The 32K nibbles of data may be directed into either the bottom
or top half of any data page. Image value 0 refers to the bottom half of the first
page (data memc y address 0), image value 1 refers to the top half of the first
page (data memory address 0x8000), image value 2 refers to the bottom half of
the second page (data memory address 0x10000), and so forth. The top half of
the top page is reserved for use by the kernel and cannot be loaded with image
data. The command waits till the data transfer is complete, then returns with a
prompt.
The command "put" transfers 128 by 128 eight-bit image data from the
bottom or top half of any page in data memory to the preselected location in the
display:
Put image
The argument value specifies which half page of data memory to use; see "get"
for details.
19. Kernel Service- Microcode Programs
The AOS microc.,. kernel not only coordinates management of the
array with the AOS software, but it also provides various services for user
microprogram routines. These services include message buffer management
for communication wittr he AOS program on the 68000, and a signaling
mechanism for alertir OS quickly about some new condition.
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The file "AosFlags.h" has definitions of various array flags, and locations
of user callable microcode routines in the kernel. To use the kernel services, be
sure to insert "#include AosFlags.h" at the beginning of your .aap microcode file.
19.1. Communications Buffers
Two circular buffers, each 128 shorts long, are used to communicate with
the AOS system on the 68000. To get a short from the input buffer:
call (GetArg);
This routine will wait until AOS places a value into the input buffer, then return
with this value in MDR. To output a short to the output buffer, put the value into
MDR, then call:
call (PutArg);
This routine will wait until there is room in the output buffer, will put the value
into the buffer, then return.
PutArg will return with the value written still in MDR. Both GetArg and
PutArg change the PGreg to the last page in data memory.
19.2. Signalling AOS
·The kernel also supports a mechanism to signal AOS that some action
should be performed immediately. Signals are used to inform AOS that a
complete message has been placed into the output buffer, and should be read.
They may also request specific services from AOS, should as saving the
pipeline status, or triggering an input or output DMA operation.
To send a signal to AOS, put the value of the signal into MDR, then call:
call (SignalHost);
The signal routine uses a fully interlocked protocol to communicate with AOS. It
loads the signal value into a data memory location named "ARRAY_STATUS".
Next, waits for HFlagO to be clear, then asserts the HlntR flag to request an
^ ·1111_11 1 --- -- I
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interrupt of the 68000 board. AOS monitors the command/status register
periodically when it is not busy doing work, and when it sees the HlntR flag go
high, it reads ARRAY_STATUS to determine what action is desired. It then sets
HFlagO high to acknoledge that it has received the signal. The SignalHost
routine waits for HFlagO to go high, then clears HlntR to complete the signal
operation, and returns to the caller. AOS will notice that HlntR is no longer
active, then clears HFlagO.
Sometimes after a signal operation, it is desirable to wait until AOS has
cleared HFlagO before continuing. For example, when a DMA operation is
requested (see the next section), AOS will assert HFlagO high when the DMA
operation begins, and clear HFlagO when the DMA operation is complete. To
wait for HFlagO to clear:
call (WaitHost);
This routine returns when HFlagO=O.
SignalHost modifies PGreg to point to the top page in data memory.
19.3. AOS Input Messages
Messages received from AOS or to be sent to AOS always consist of a 1-
word "array flag" header optionally followed by data. For example, when the
"run" command is entered in AOS, a 2-word message is sent. The first short is
the flag "AF_RUN", the second is the starting address of the program. If there
are any arguments on the command line, then each is sent with a 2-word
message, formed from the flag "AF_ARG" followed by the 16-bit argument. The
"step" command is handled similarly. An initial message is sent with flag
"AF_STEP" and the starting address, and the arguments are passed in separate
messages, each with array flag "AF_ARG".
When a user program begins, it will probably want to read arguments
passed from AOS. Call "ReadArg" to get the argument. If the next message in
the input buffer is not preceeded by "AF_ARG", this routine sends an
"AF_ARGERR" message to the host with the incorrect flag value, signals the
host with flag "AF_ARGERR", then returns to the kernel. If the array flag is
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correct, then it reads the next short from the input buffer, and returns with the
value in MDR. Note that PGreg will be modified upon return to point to the top
page in data memory.
If AOS cannot parse the argument list for run or step, it will send an
AF_ABORT message to the array with no arguments. If the user program
detects this message, it should simply execute a stop microinstruction to return
to the kernel.
The microcode for ReadArg is shown below, so that you have a guide for
writing your own custom routines for reading arguments from the AOS buffer.
ReadArg starts by calling "GetArg" to read the next short from the input buffer.
This should have value "AF_ARG". If not, it outputs a 2-word message to the
output buffer, sending the flag "AF_ARGERR" followed by the value that was
incorrect. It then sends the signal "AF_ARGERR" to the host via the SignalHost
routine, then executes "stop" to return to the kernel. If the value was "AF_ARG",
then it calls GetArg again to read the value of the argument into MDR, then
returns..
ReadArg:
/* Get the next input into MDR */
call (GetArg);
/* Compare with constant AFARG */
B[0] = ID[U], DCU = MDR;
B[0] = B[0] ^ ID[U], DCU = AF ARG;
MDR = DCU, OD = B[0];
/* If not AF_ARG, goto ArgErr */
if(mdror) goto(ArgErr);
/* Get the argument value into MDR and return */
call(GetArg);
return;
/* Send a message AFARGERR followed by the value in MDR
* Then signal AF ARGERR
ArgErr:
push(MDR), MDR = AF ARGERR;
_____L I_·___ I·_^_ I_
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call(PutArg);
pop (MDR), call (PutArg);
MDR = AF ARGERR;
call(SignalHost);
stop;
Other AOS input messages are intended for the kernel, and should never
be seen by user programs. For example, the message "AF_CONTINUE" is sent
without any arguments to continue running the user program from the last point
at which it was interrupted. The message "AF_NEXTSTEP" resumes single
stepping from the last address at which the user program was interrupted.
19.4. AOS Output Messages
A variety of output messages may be sent to AOS for various purposes.
In the above section, for example, we mentioned the "AF_ARGERR" message,
intended to inform AOS that a user program read a message whose header
was not AF_ARG., Other messages are used by the kernel microcode. For
example, each micro-interrupt service routine sends a unique message to AOS
to identify which micro-interrupt occurred. At present, however, no user
microcode services are provided via output messages.
19.5. AOS Signals
A more direct approach to getting AOS's attention is to use a signal. In
general, when passing an output message or packet of messages to AOS, the
data should be placed into the output buffer via PutArg, then a signal sent to
AOS whose value is the array flag of the first message. The signal alerts AOS
to read the put buffer, and process the messages it finds there.
Sorr .gnals are intended to provide special services for microcode,
and do not inquire an accompanying message. For example, user microcode
__
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can request a DMA transfer from the current input subimage frame in the frame
grabber into a selected half page in data memory by using the signal
AF_DMAGET. To transfer data into image block "n":
MDR = AFDMAGET+n;
call (SignalHost);
The image block numbering is the same as for the "Get" and "Put" commands
in AOS. Block 0 is the bottom half of page 0 (address 0), block 1 is the top half
of page 0 (address 0x8000), block 2 is the bottom half of page 1 (address
Ox10000), and so forth. SignalHost will return after the DMA operation has
been started, but before the DMA operation has completed. To wait until the
operation completes:
call (WaitHost);
This will wait until the 68000 drops the HFlagO bit, thereby indicating that the
DMA is complete.
Transfering data from any half page to the current output subimage frame
in the frame grabber is done with the AF_DMAPUT flag. To output image block
"n":
MDR = AF DMAPUT+n;
call (SignalHost);
This will return after the DMA operation has begun, but before it completes. To
wait until the DMA operation is finished:
call (WaitHost);
19.6. Reserved Microcode and Data Addresses
The kernel uses several conventions about use of microcode and data
memories that are worth keeping in mind. The current kernel contains about
800 lines of microcode, and is loaded into the lower 1 K of microcode memory,
starting at address 0. User microprograms must start at address 0x400 or
above. By default, aapload will assign a starting address for user microcode
which is at the start of user space. (Note that to simplify use of the simulator,
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aaplink assigns a default starting address of 0.) 8K microcode addresses are
available in all, so user programs may be up to 7K long.
Data memory currently contains 4 data pages, each with 64K nibbles.
ich page is large enough to hold a single 128 by 128 by 16-bit image, or two
28 by 128 by 8-bit images. Since the frame grabber only understands 8-bit
images, DMA transfers of image data always move 128 by 128 by 8-bit
subimages, and they always fill either the bottom half or the top half of a page.
The top half of the top data page is reserved for use by the kernel. This is where
the communications buffers with the 68000 are kept, and it is also where latest
values of the user's MAR, MDR, PGreg, AAP, and sequencer registers are kept.
The highest 16 bytes of the top page of data memory can only be accessed by
the array - from the point of view of the 68000, these locations are mapped to
the I/O registers of the array.
19.6. Exiting Back to the Kernel
User microprograms should exit when done by using either a "return"
command or a "stop" command. Stop is preferable, because it is recognized
directly by the sequencer and causes simulation to end, while aapload
translates it into a "return". When the user program properly returns to the
kernel at the end, the kernel's wrapup routine will send an AF_DONE message
back to AOS, together with the starting address of the routine that just finished.
AOS will print a message on the terminal to alert you of the program's
completion.
20. Status of the AAP Array Processor Board - Bugs and Features
Several features included in the original design of the AAP board have
been left unfinished, and replaced with software work-arounds. LED's in the
host interface have been omitted, the host interrupt system has not been tested,
and the microcode cannot read the PGreg register. The LED's would have
been fun to watch, but were non-essential. The host interrupts are not currently
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used by AOS, since the current software relies on software polling of the serial
ports and of the Host Interrupt Request bit. To save the state of PGreg on a
micro-interrupt, the array signals AOS with an AF_PIPE signal, causing AOS to
directly read the contents of MAR, MDR, and PGreg and save them in data
memory. Afterwards, the microcode saves the remainder of the system state by
itself.
A known hardware bug is that the current bus selection PAL's do not
cross check the various driver enables to prevent multiple tristates from driving
the same lines. Though this improves the speed of the system and allows us to
use cheaper PAL's, it also leads to potential burnout problems. Upon
initialization, AOS will set every code word to a default value which has no bus
conflicts. Furthermore, aapcompile checks for bus conflicts and generates
errors if the code is in error. For further safety, aaplink, aapload, and aapsim
also all check for contention problems. Apart from some initial troubles during
debugging which may or may not have been related to this, we have not
experienced any hardware problems due to this PAL omission.
Current construction is wirewrap, and is therefore fragile - do not abuse
the system! The machine wirewrap construction used on the AAP processor
board makes modifications extremely difficult; even the hand-wrapped board is
so dense that modification is tricky. Also note that the AAP chips are so large
that handling of the board can cause the chips to work loose. Be sure that these
chips are firmly inserted into the boards before powering up!
A 10 MHz crystal has been left in the system. We never tried running with
a faster 13 MHz clock, since we did not wish to make any hardware changes
that might have been necessary. The clock generator PAL was also left with its
original clock period settings, which are different than those assumed by the
compiler. Because the clock period is slow, however, the clock generator PAL
works fine. Speeding up the clock would require reprogramming this PAL,
however, for clock periods of 2, 4, 8, and 11 ticks. The current clock generator
PAL also has a minor bug in the RESET-HALT state, which doesn't allow single
stepping out of this state. AOS needs to run the array to execute the reset, then
stop the clock to start single stepping. Thus the "step 0" command actually runs
the first few microcode instructions in the kernel at full speed before dropping to
single step mode. This bug was left unfixed because its practical impact is nill.
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Though we have tried hard to completely debug this system, there are
undoubtedly a few more bugs remaining in the more obscure features. Use
caution and common sense.
Appendices
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APPENDIX A - The Architecture of the AAP Array Processor
Programming the AAP array processor requires intimate understanding
of the architecture of this highly parallel machine. In this section we review the
overall structure of the architecture. Several figures are included to illustrate the
overall board architecture, the wiring of the data busses and memory, the
internal processor architecture, and the internal sequencer architecture. These
diagrams are critical to understanding the behavior of this system and the
structure of its language. More details may be found in the hardware manuals.
The AAP array is a 2 board system built around a 2 by 2 array of OKI AAP
chips, providing a 16 by 16 square grid of 256 single-bit processors. The clock
rate is about 6 MHz. Within each clock period, all the processors will execute
the same micro-instruction, though internal registers can slightly modify the
behavior of that instruction inside each processor. The architecture is thus in
the class of Single Instruction, Multiple Data (SIMD) machines. In each clock
period a processing element (PE) can read up to 2 bit values from 2 register
banks, compute an arbitrary function of 2 bits with carry, can save the result in
various registers, and can exchange 2 bits of data along 2 separate data path
systems linking adjacent processors. The first data path system provides an
interconnection with all 8 neighboring processors; the second only connects
processors vertically and is intended primarily for shifting data in and out of the
array. Fastest operation is achieved with bit-serial arithmetic on data available
either locally, or in a neighboring processor. However, bit-parallel arithmetic is
possible by ripple propagating carries from one processor to the left or down
neighbor. Also various broadcast modes are available to feed data to all
processors in parallel. The array is even capable of asynchronous ripple
computation modes, where values passed from an adjacent processor are
computed on by the ALU, then the result passed immediately to another next
processor. To accommodate these more complex operations, the clock period
is programmable. (Ordinarily, the appropriate clock period is chosen by the
compiler.)
The basic PE architecture is straightforward. Two register banks may be
accessed simultaneously: the A[] bank contains 32 bits, while the B[] bank
contains 64 bits. One input to the single-bit ALU always comes from the B[]
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bank. The other input can come from the A[] bank, from the output of a
neighboring processor via data path 1, from the shift register DIO on data path
2, or from the RS routing selector flag attached to data path 1. The output of the
ALU may be stored in either or both register banks, in the RS or DIO flags,
and/or in a status flag called LF. It can also be routed through the output
multiplexor to neighboring chips.
Input from any of 8 neighboring processors may be routed from data path
1 into the ALU, saved directly in RS, or it may be directly forwarded to the PE
output to propagate directly to the next processor. This latter mode allows a
single bit value to ripple through a series of PE's in the specified direction.
Special bypass paths installed in the boundaries of the AAP chips can speed
propagation of data broadcast through the array from the external data path 1
pins. The slowest propagation mode has each PE route data input from a
neighbor through the ALU, to the output multiplexor, and then to the next
processor in the chain. This mode can be used to have each processor add a
value into a sum, then pass the new sum to the next processor which in turn
adds another value into it, and so on, producing a sum bit of many values in a
single (long) clock cycle.
Data path 2 operation is more straightforward. Data in the DIO registers
may be shifted up or down along this path by a distance of 1 PE per clock.
These registers may be loaded from the ALU output, or can used as ALU input.
This data path system is intended for loading data into the array, 16 bits at a
time, from the external data memory.
The carry input to every ALU may be forced to 0 or to 1, it may come from
the C register bit, or it may come from the carry output from the PE to the right or
above. For processors on the top and right edges of the array, the carry input
may be specified instead by a one-bit field in the micro-code. Alternatively, 16
individual carry input bits along the top or the right side of the array can be
specified from either external bus, and the 16 carry outputs along the bottom or
the left side can be written to either bus.
The simplest ALU operations use a fixed carry input value of 0 or 1 in all
the PE's; this is suitable for logical operations on bits, or for simply moving data
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through the ALU from one register to another. In order to perform operations on
integers composed of multiple bits, the array must either use several clock
cycles or several PE's. The simplest mode involves bit-serial computation.
Each PE holds all bits of each integer in successive storage locations in A[] or
B[]. The low order bits are combined in the ALU, together with a fixed carry
input or 0 or 1. The carry output is saved in C. Next, successive bits of the
integers are processed through the ALU, and combined with the value of C,
producing a new sum bit and a new carry-out bit which is saved in C. To add
256 pairs of n-bit integers, giving 256 n+1 bit sums, would require n+1 cycles.
A more complicated arithmetic mode, called bit-parallel, distributes
successive bits of the integers in the same register address of adjacent PE's in
rows or columns of the array. To add sixteen pairs of 16-bit integers, stored for
example in bit B[20] and bit A[31] of the 16 rows of the processors, each ALU
adds the corresponding bits together with a carry-in bit from the PE to the right.
It stores the sum bit locally, and ships the carry-out bit to the neighbor to the left.
The sum of these sixteen 16 integers is generated in a single (longer) clock
period.
The direction of data flow on data path 1 is usually determined for all
processors by a field in the micro-code word. However, 2 flags SLO and SL1
forming the SL register, can be loaded from the ALU to individually control
which of 4 neighbor output PE values will be read by this PE. Boundary flags
TRU, TRL, TRD, TRR in each chip must also be loaded to transfer data in the
appropriate direction across each data pin of the chip. This capability allows
the user to configure arbitrary data paths through the array. (This capability is
also quite dangerous, since it allows the user to construct oscillating
asynchronous loops, or propagation paths whose delay is substantially greater
than any clock period the hardware supports.)
Normally, every PE does the same operation on the same registers, and
the only difference is the data they process. However, operation of the PE can
be modified by the value of a selected status (S) bit, either flag LF or register
bits B[2] through B[7]. Whether or not this bit is a 0 or a 1 may be used to control
whether or not a B[] register bit or the RS flag is loaded. It can also cause the
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PE to modify what register may be combined with a B[ bit in the ALU. It also
conditions which value will be output by the processor on data path 1, and
whether the carry input will be taken from a neighbor or from the C register.
Normally, the compiler outputs a two instruction preamble to all object files
which initializes register bits B[2] to 0, and register bits B[3] to 1. This allows the
compiler to choose one of these bits as the S bit, and thereby force certain
operations to execute unconditionally. Normally, the compiler prevents the user
from modifying bits B[2] or B[3].
Surrounding each 8 by 8 processor subarray on each OKI chip are four
boundary logic systems which interface the PE data paths and carries to the
chip's pin drivers. The DCU, DCL, DCD, and DCR pins on the Up, Left, Down,
and Right sides usually carry PE output values, or provide inputs to data path 1
input multiplexors in the PE's. The SDU and SDD pins on the Up and Down
sides connect to the DIO registers in adjacent processors on data path 2. Carry
input, CIR and CIU, and carry output, COL and COD, pins support the ripple
carry modes. This boundary logic can be programmed to support particular
data transfer modes, and can also be used to optionally multiplex the ripple
carry values on unused data pins. An important feature of these boundary
systems is that they can quickly forward the output of the top or bottom row, or
left or right column to the DC data output pins on the opposite side of the chip.
This greatly speeds broadcast of data through the array of chips. Flags SPU,
SPL, SPD, SPR in the boundary can conditionally modify this broadcast bypass
operation on a pin by pin basis.
The four OKI AAP chips are wired together to form a 16 by 16 grid of
processors. Surrounding this array are two major 16-bit bus systems, called
MARbus and MDRbus. These busses are used to connect together all sides of
the two data paths in the array, as well as pipeline registers in data memory,
and 16-bit constants supplied by the sequencer. These busses can be used for
a variety of purposes: carrying addresses and data between the processors and
data memory, wrapping data shifted out of one side of the array into the other
side, moving constants from microcode memory into the processor array, and so
forth.
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Each PE in the array has 32 bits of storage in an AO register bank, and 64
bits of storage in a Bo register bank. External data storage is also available in a
separate data memory system. To support bit-serial arithmetic on overlapping
portions of an image or data array, the data memory is nibble addressable - it
can read or write 16 bits starting at any even 4 bit boundary. The top 4 bits of
the 20 bit address are taken from a page register called PGreg, while the bottom
16 bits can be specified either by the Memory Address Register (MAR), or by the
constant in micro-code memory. A Memory Data Register (MDR) is used to hold
data to be written into memory, or that has been read from memory. The MAR
and PGreg registers may be loaded from the MARbus and MAR can drive that
bus. The MDR register may be loaded from or may drive the MDRbus. PGreg
can drive MDRbus.
Three clock cycles are needed to read a single data memory value: first
load MAR with the address, then read the value into MDR, then move the result
into the processor array. Best performance is achieved by treating the MAR,
MDR, and PGreg registers as pipeline registers. Typically, the processor array
will use bit-parallel arithmetic to generate sixteen different 16-bit addresses in
the sixteen rows or columns of the array. On each clock tick, an address will be
shifted out of the array over the MARbus to MAR, the memory value at the
previous address will be read into MDR, and the data element fetched
previously will be transferred over MDRbus back into the array. In this way 16
values can be read from memory in only 18 clock periods. Similarly, 16 values
can be written in 17 clock periods.
Horizontal micro-code is used to program this machine. The micro-code
memory is 88 bits wide. In the simulator and in the object files, each code word
is broken down into a smaller number of fields, each of which is represented by
a mnemonic code. Different fields control different aspects of the system
behavior on each clock period - some control the sequencer, some control the
processor array, some control the data busses, some control the data memory,
and the last 16 bits are a micro-constant field which can be used to drive either
data bus, to provide the low 16 bits of the memory address, or to drive the
sequencer data input bus. User instructions in the source files are translated by
the compiler into appropriate field definitions in the microcode words. Fields
controlling capabilities that are not used in a given instruction are deliberately
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left undefined by the compiler, but are filled in with default values by the loader
aapload.
An ADSP 1401 micro-sequencer is used to control the sequence of
micro-code instructions to be executed. This sequencer supports 4 internal
counters for loop control, and has a 64 element stack. Part of this stack is used
for subroutine nesting, and the rest is used as a "register stack" holding jump
addresses and count values. Two register stack pointers are available: gsp
(global register stack pointer), and Isp (local register stack pointer). This chip is
also capable of extensive interrupt support, with 8 possible external interrupts, a
stack overflow interrupt (level 9), and a counter overflow interrupt (level 0). Of
these, the hardware supports a breakpoint interrupt triggered by a bit in the
micro-code word (level 7), and a host micro-interrupt (level 8) triggered by the
HulntR flag in the host interface. The compiler supports the entire instruction set
of this chip, although features associated with the interrupt system can only be
accessed through the sequencer( call. Microinstructions wcs, ihc, and idle are
not supported by the hardware, and should never be used. (Note that the
compiler's "if () idle" command can be used because it is compiled into a
conditional goto() instruction.)
Call, jump, return, and several other sequencer instructions can be
conditioned on several different status bits in the architecture. Execution can be
conditioned on the AND, OR, or SIGN of the 16-bit data in the MDR register.
This allows testing values read from data memory (just read it into MDR), or
testing vahes computed in the array (output 16 bits through any side of the
processor array over MDRbus into MDR). Special pipeline bypass registers
allow conditionally executing a sequencer instruction based on the value
loaded into MDR in the previous instruction. Execution can also be conditioned
on bit HFlagO in the host command register. This is used by the AOS operating
system to help synchronize transfer of data between the single board host and
the array. Finally, execution can be conditioned on the internal sign bit in the
sequencer, thus allowing use of counters to control iteration loops.
Four different clock period lengths are supported by the hardware. The
second fastest clock period should be selected for operations using bypass
____1 111__
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paths to broadcast data through the array and for bit-parallel arithmetic. :e
third fastest period is intended for asynchronous ripple arithmetic. The ... rth
fastest clock period is intended for operations using asynchronous propagation
of values through multiple PE's ALU's, possibly combined with bit-parallel
arithmetic.
The host interface allows substantial control over the array by the 68000
host. By accessing I/O registers in the top 16 bytes of the data memory address
space, the host can read the next microcode address, examine and change the
microcode pipeline, MAR, MDR, and PGreg registers, and it can read and write
microcode memory. Bytes or 16-bit words can be read or written to data
memory directly from the VME bus. A command/status register allows control
over array functioning. The low byte of this register contains an interrupt vector
for use when the array interrupts the 68000. The upper byte has different
meanings for reading and for writing. The host can start or stop the array clock
with the run bit, it can reset the sequencer to force execution to start from
location 0, and it can single step the clock when it is halted. It can enable the
array to interrupt the 68000 with the HlntEn bit (currently AOS leaves host
interrupts disabled, and relies on software polling). Bit HlntR in the status
register is used by the array to request the host interrupt. Micro-interrupts are
accessible via the command/status register. Host Micro-interrupts are enabled
by the array via the HulntEn bit. The host can request a micro-interrupt via
HulntR. Flag HFlagO can also be set or cleared by the host to help synchronize
communication with the array. (HlntR and HFlagO are used in tandem to
implement a full handshake between host and array during signals.)
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Object files are output by the compiler, and serve as the input to the linker, loader, and
simulator. The output of the linker is also an object file. These object files are in
ASCII, and are human readable. They can be edited or written directly by the user,
thus giving direct access to individual microcode bits.
Object files contain microcode, data, program label definitions, data variable
definitions, assembler directives, source code file information for debugging
purposes, and comments. The appendix contains some example object files. Below
we discuss the various elements of this file in detail.
1. GENERAL ISSUES
Object files are line oriented - newlines are only allowed in very specific places. (This
helps with error recovery). For example, each micro-instruction must be on a single
line, except for the micro-constant expression which may be on a following line (but
cannot be split between lines). Comments may be inserted between data
declarations and micro-code instructions, but may not be inserted inside data or
micro-code declarations. Expressions in label definitions, data definitions, or micro-
code constants, must fit on a single line (1 line may contain up to 256 characters).
Labels are case sensitive; 'Start' and 'start' are different labels. Micro-code
instruction fields are not case-sensitive; both 'c' and 'C' are valid values for the uDSel
field. Assembler directives are not case sensitive.
2. MICROCODE
Lines containing microcode are preceded by a '\. This should be followed by a
sequence of numbers and letters giving the value of each field in the microcode word.
Either lower or upper case characters may be used. Fields that should take the
default value should be marked with 'x'. (Since the simulator keeps track of
undefined values, fields which are not needed should be filled with 'x' to improve
error reporting by the simulator.) Spaces may be placed between fields to improve
readability. The line ends with an expression whose value is the microconstant field.
This expression may be placed on the next line, if desired; it may not be split between
lines, however.
The fields in the microcode word are in the following order. We show the range of
values the field may take, and give the overall purpose of the field. (<F> refers to the
output of the ALU, and <S> refers to the value of the selected status bit.) Arguments
2are listed in their actual numerical order (the first argument is translated by the loader
to 0, etc.).
Seq sequencer micro-instruction
one of 128 alphanumeric mnemonics specifying the micro-
instruction to be performed by the sequencer.
Bkpt Breakpoint bit
N no breakpoint
B breakpoint set after this instruction
uDSel Select D-input port input to sequencer
C micro-constant
D MDR register
uflag Select flag Input to sequencer
For microinstructions requiring a conditional test:
N NAND(MDR)
O OR(MDR)
S Sign of MDR
H Host flag HflagO
For microinstructions 0 through 15 (including "cont")
N do nothing special
O clear HulntR = 0 micro-interrupt request from host
S clear HlntR = 0 clearing host interrupt request
H set HlntR = 1 forcing host interrupt request
SelClk Select Clock Period
0 2 ticks
1 4 ticks
2 8 ticks
3 1 ticks
116/17 control behavior of DC pins
T DC pins driven by SLO,SL1 values, load TR latches
D DC pins driven by OD1 mux output; 19/10 selects
adjacent PE or bypass paths
M muxes Carry Inputs and Outputs onto DC pins in
orthogonal direction to horizontal or vertical data flow
S DC pins driven by adjacent OD1 mux, load SP latches
115 selects uniform or programmed data flow
U uniform direction determined by 10/1/2
S if 1012==0, uses SLO,SL1 ,TRL to control data flow
direction
if 1012==6, sets SLO=<F>
if 1012==7, sets SL1=<F>
3113114 carry input control
U if <S>==O, Carry input from C register
if <S>==1, Carry input from CIU
1 Carry input = 1
R if <S>==0, Carry input from C register
if <S>==1, Carry input from CIR
0 Carry input = 0
111/12 control output multiplexor of the PE
F,2 OD1 =F If 19==0 and <S>==O, or 110==0 and <S>==1
R OD1=RS if 19==0 and <S>==O, or 110==O and <S>==1
A OD1=LA if 19==0 and <S>==O, or 110==0 and <S>==1
19/10 control output multiplexor and bypass paths
O lets 111/12 select OD1=F, RS, or LA
connects DC pins to adjacent ODi
1 if <S>==O, OD1 = D
if <S>==1, lets 111/12 select OD1=F, RS, or LA
if SP==O, connects DC pins to bypass paths
if SP==1, connects DC pins to adjacent OD1
2 if <S>==O, lets 111/12 select OD1=F, RS, or LA
if <S>==1, OD1 = D
if SP==0O, connects DC pins to adjacent OD1
if SP==1, connects DC pins to bypass paths
B OD1 =D
connects DC pins to bypass paths
17/8 help control ALDS selector in PE feeding ALU(see ALDS table below)
16 help control loading of RS register
N Load RS if WERS==R and <S>==O
OR WERS==N and <S>==1
E Load RS if WERS==R
15 control ALDS selector and RS routing selector(also see ALDS table below)
D RS input is D
F RS input is F
13/4 control data path 2 DIO registers
U shift DIO registers up
D shift DIO registers down
F DIO = <F>
H hold DIO registers
10/1/2 control direction of data propagation in array
If 11 5==U, then:
0 input from PE up
41 input from PE up-right
2 input from PE right
3 input from PE down-right
4 input from PE down
5 input from PE down-left
6 input from PE left
7 input from PE up-left
If 115==S, then:
0 Let SLO,SL1 and TR determine data direction:
SL0/1 == 0 input from PE up
SLO/1 == 1 input from PE right
SLO/1 == 2 input from PE down
SLO/1 == 3 input from PE left
TR == 0 input on down,left DC pins, output up, right
TR == 1 input on up,right DC pins, output down, left
6 Load SLO=<F>
7 Load SL1=<F>
WERS If 16==E, load F
If 16==X, load 
N WERS==0
R WERS==1
_WEC load C register
C _WEC==0
N _WEC==1
S if WERS==1
S if (WERS S)==1
if _WEC==C
SWEB load
N
B
WEB load
N
B
WEA load
N
A
B register
SWEB==0
SWEB==1
B register
WEB==0
WEB==1
A register
WEA==0
WEA==1
if SWEB==B and S>==1
if WEB==B and S>==O
If WEA==A
select ALU function
0 F=1 ^ CI
1 F=(A OR B) A CI
2 F=(!A OR B) A CI
3 F=B A CI
4 F=(A OR !B) A CI
5 F=A ACI
6 F=!(A XOR B) A CI
F
(subtract)
-
1i
57 F=(A AND B) ^ Cl
8 F=!(A AND B) ^ Cl
9 F=(A XOR B) ^ CI (add)
A F=!A CI
B F=(!A AND B) A Cl
C F=!B ^ CI
D F=(A AND !B) A CI
E F=(!A AND !B) ^ CI
F F=O CI
S select S register bit, load LF register
0 S=LF, load LF=<F>
1 S=LF
2 S=B[2]
3 S=B[3]
4 S=B[4]
5 S=B[5]
6 S=B[6]
7 S=B[7]
A select A register [2 digits or 2 x's]
values '00' through 'f', or 'xx' if don't care
B select B register [2 digits or 2 x's]
values '00' through '3f', or'xx' if don't care
CIN input to all carry input pins on top, right of array
1
0
MEMW read/write data memory
W write memory from MDR
R read memory into MDR if LdMDR==D
SelAdr select memory address from MAR or micro-constant
A MAR
C uconst
LdPG load PG register from MARbus if LdPG==P
P LdPG==0
N LdPG==1
6LdMDR load MDR register from MDRbus
if LdMDR==D and DIN==D
load MDR register from memory
if LdMDR==D and MEMW==R and DIN!=D
load MDR register from sequencer
if LdMDR==D and DIN==Q
D LdMDR==O
N LdMDR==1
LdMAR load MAR register from MARbus if LdMAR==A
A LdMAR==O
N LdMAR==1
DOUT control who drives MDR bus
V DCU,DCD
H DCL,DCR
S SDU,SDD
D MDR
C uconst
P PGreg (a hardware fix to version 1)
DIN control who is driven by MDR bus
V DCU,DCD
H DCL,DCR
S SDU,SDD
D MDR
Q Load MDR from sequencer
AOUT control who drives MAR bus
V DCU,DCD
H DCL,DCR
S SDU,SDD
A MAR
C uconst
D MDR
AIN control who is driven by MAR bus
V DCU,DCD
H DCL,DCR
S SDU,SDD
P MDR register drives SDU/SDD pins directly via bypass
path (should drive MARbus with next MAR register
value at same time)
uconst 16 bit constant
used for sequencer, to drive busses, memory address
I
7ALDS TABLE:
17/8 15 S RS SEL ALDS Output
0 D 0
0 D 1
x RS
x LA
0 F 0 0 RS
0 F 1 0 LA
0 F x 1 LA
1 D
1 F
1 F
2 D
2 F
2 F
3 D 0
3 D 1
3 F x
x x DIO
x 0 DIO
x 1 LA
x x D
x 0 D
x 1 LA
x D
x LA
x LA
ADSP 1401 Micro-Sequencer Instructions:
Abbreviations: C[i] = counter[i], R[i] = register[i]
'x' defauts to 'cont' (continue)
JUMP AND BRANCH INSTRUCTIONS:
jpcof If flag, jump pc (self) (repeats instruction until flag==0)
jpcnf If not flag, jump pc (self) (repeats until flag==1)
jtwou unconditionally jump pc+2 (skips next instruction)
jtwonf if not flag, jump pc+2
jtwof if flag, jump pc+2jtwos if sign bit, jump pc+2
jdau unconditionally jump data, absolute (pc = D-input port)
jdanf if not flag, jump data absolute
jdaf if flag, jump data absolutejdas if sign bit, jump data absolute
unconditionally jump data relative (pc = D-input port - . + 1)
if not flag, jump data relative
if flag, jump data relative
if sign bit, jump data relative
unconditionally jump data indirect (pc = stack[D-input port])
if not flag, jump data indirect
if flag, jump data indirect
if sign bit, jump data indirect
if C[O]<O, jump data, C[0] = R[O];
if C[1<0, jump data, C[1] = R[1];
if C[2]<0, jump data, C[2] = R[2];
if C[3]<0, jump data, C[3] = R[3];
unconditionally jump R[O]
unconditionally jump R[1]
unconditionally jump R[2]
unconditionally jump R[3]
if not flag, jump
if not flag, jump
if not flag, jump
if not flag, jump
else C[O] = C[O] - 1
else C[1] = C[1] - 1
else C[2] = C[2] - 1
else C[3] = C[3] - 1
(pc = R[0])
R[0]
R[1]
R[2]
R[3]
if flag, jump R[O]
if flag, jump R[1]
if flag, jump R[2]
if flag, jump R[3]
if C[O]<O, jump R[O];
if C[1]<0, jump R[1];
if C[2]<0, jump R[2];
if C[3]<0, jump R[3];
in either case
in either case
in either case
in either case
C[O] =
c[1] =
C[2] =
C[3] =
C[O]-1
C[1]- 1
C[2]-1
C[3]- 1
unconditionally jump subroutine absolute
(push pc, pc = D-input)
if not flag, jump subroutine absolute
if flag, jump subroutine absolute
if sign bit, jump subroutine absolute
unconditionally jump subroutine relative
(push pc, pc = D-input -. + 1)
if not flag, jump subroutine relative
if flag, jump subroutine relative
if sign bit, jump subroutine relative
unconditionally return from subroutine
if not flag, return from subroutine
8
jdrujdrnfjdrf
jdrs
jdiu
jdinf
jdifjdis 0.
jdrst0jdrstl
jdrst2
jdrst3
jr0ujrl ujr2u
jr3u
jr0nfjr1 nf
jr2nf
jr3nf
jr0f
jrl f
jr2fjr3f
jr0sjrl s
jr2s
jr3s
jsau
jsanf
jsaf
jsas
jsru
jsrnf
jsrf
jsrs
rtnu
rtnnf
if flag, return from subroutine
if sign bit, return from subroutine
if C[0]<0, jump
(pc = D-input);
if C[1]<0, jump
(pc = D-input);
if C[2]<0, jump
(pc = D-input);
if C[3]<0, jump
(pc = D-input);
R[O]; else unconditionally jump absolute data
in any case, C[0] = C[0] - 1
R[1]; else unconditionally jump absolute data
in any case, C[1] = C[1] - 1
R[2]; else unconditionally jump absolute data
in any case, C[2] = C[2] - 1
R[3]; else unconditionally jump absolute data
in any case, C[3] = C[3] - 1
brOnf if C[O]<O, jump R[O]; else if not flag, jump
continue; if any case, C[0] = C[O] - 1
brl nf if C[1]<0, jump R[1]; else if not flag, jump
continue; if any case, C[1] = C[1] - 1
br2nf if C[2]<0, jump R[2]; else if not flag, jump
continue; if any case, C[2] = C[2] - 1
br3nf if C[3]<0, jump R[3]; else if not flag, jump
continue; if any case, C[3] = C[3] - 1
absol
absol
absol
absol
if C[O]<O, jump R[O]; else if flag, jump absolute
continue; if any case, C[O] = C[0] - 1
if C[1]<0, jump R[1]; else if flag, jump absolute
continue; if any case, C[1] = C[1] - 1
if C[2]<0, jump R[2]; else if flag, jump absolute
continue; if any case, C[2] = C[2] - 1
if C[3]<0, jump R[3]; else if flag, jump absolute
continue; if any case, C[3] = C[3] - 1
STACK OPERATIONS:
Subroutine Stack
psdss push data from D-input onto subroutine stack
ppssd pop data from subroutine stack to D-output
write ssp from D-input
read ssp to D-output
decrement ssp
lute data; else
lute data; else
lute data; else
lute data; else
data; else
data; else
data; else
data; else
Register Stack
sgsp
slsp
wrrsp
rdrsp
psdrs
pprsd
select gsp as rsp register pointer
select Isp as rsp register pointer
write rsp from D-input
read rsp to D-output
push data from D-input onto register stack
pop data from register stack to D-output
-rtnf
-rtns
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br0u
brl u
br2u
br3u
brOf
brlf
br2f
br3f
wrssp
rdssp
dssp
__1_1____11_111__111__111 ·1_^1 -- I
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pspc push pc onto register stack
psgsp push gsp onto subroutine stack
ppgsp pop gsp from subroutine stack
alrsp add 1 to rsp
a2rsp add 2 to rsp
a3rsp add 3 to rsp
a4rsp add 4 to rsp
sl rsp subtract 1 from rsp
s4rsp subtract 4 from rsp
STATUS REGISTER OPERATIONS:
rdsr read status register to D-output
wrsr write status register from D-input
pssr push status register onto subroutine stack
ppsr pop status register onto subroutine stack
COUNTER OPERATIONS:
wrcntr0 write C[0] from D-input
wrcntrl write C[1] from D-input
wrcntr2 write C[2] from D-input
wrcntr3 write C[3] from D-input
pscntrO push C[O] onto subroutine stack
pscntrl push C[1] onto subroutine stack
pscntr2 push C[2] onto subroutine stack
pscntr3 push C[3] onto subroutine stack
ppcntrO pop C[O] from subroutine stack
ppcntrl pop C[1] from subroutine stack
ppcntr2 pop C[2] from subroutine stack
ppcntr3 pop C[3] from subroutine stack
dccntrO decrement C[O]
dccntrl decrement C[1]
dccntr2 decrement C[2]
dccntr3 decrement C[3]
ifudec unconditionally decrement C[O]
ifnfdec if not flag, decrement C[0]
iffdec if flag, decrement C[0]
ifsdec if sign, decrement C[0O]
cirs clear sign bit
sets set sign bit
··
INTERRUPT
ccir
cair
rtnir
rdiv
wriv
CONTROL:
clear current interrupt (affects interrupts 1-8 only)
clear all interrupts (affects interrupts 1-8 only)
return from interrupt, and if interrupts 1-8, also clear
the interrupt latch
read interrupt vector to D-output and increment ivp
write interrupt vector from D-input and increment ivp
irmbc interrupt register mask bitwise clear from D-input
irmbs interrupt register mask bitwise set from D-input
disir
enair
slir
stir
disable all interrupts
enable all interrupts
select latched interrupts
select transparent interrupts
slrivp write sir = data bits 2-5, ivp = data bits 12-15, also clear
stack overflow interrupt
RELATIVE ADDRESS WIDTH CONTROLS:
rel116 select 16-bit relative addressing
rel112 select 12-bit relative addressing (do not usel)
re18 select 8-bit relative addressing (do not use!)
MISCELLANEOUS INSTRUCTIONS:
cont continue (the default instruction)
stopu stop (causes simulator to stop simulation. Translated by
loader into a rtnu unconditional return)
stopnf If !flag, stop
stopf If flag, stop
stops If sign, stop
FORBIDDEN
idle
ihc
wcs
INSTRUCTIONS: (not supported by hardware)
idle (pc = pc, program stays at this address until interrupt, with
address bus tristated)
enable instruction hold control
write control store
Note that the stop, stopnf, stopf, stops microinstructions are actually not sequencer
commands, but are translated into equivalent sequencer commands by the loader.
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3. ASSEMBLER DIRECTIVES FOR CONTROLLING PROGRAM COUNTER
Normally, the program code is loaded starting at location 0. This
default can be changed to force loading a segment of code at a specific
address by a directive of the form:
#absprog addr
where "addr" is an arbitrary expression whose value is the absolute
address any following code will use. The symbol '.' in an expression
stands for the current program counter value, and may be used to leave
space in a program. For example:
#absprog .+5
advances the program counter by 5 locations.
4. PROGRAM LABELS
Labels may be attached to selected code locations as follows:
::foobar
will create a global label. Other files are allowed
label, and the linker will resolve the reference.
to refer to this
Local labels may be defined by:
:foobar
Labels of this type may only be referred to within this file.
5. DATA LABELS, ARRAYS, AND DATA
Global data variables in data memory may be declared as follows:
==n label[length] {data, data, data, ... }
The double '==' indicates that this is a global data variable. A
single '=' would indicate that it is a local variable.
The 'n' indicates that the label is an array of nibbles (4 bit
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quantities). Other choices are:
n - nibbles (4 bit)
b - bytes (8 bit)
t -tribbles (12 bit)
s - short (16 bit)
The label name may be any combination of letters, numbers, and '$' and
' ' characters. The length field is optional. If specified, it declares
this label to be an array of 'length' nibbles (or bytes, or whatever).
The argument inside the brackets may be an arbitrary expression.
If the brackets are left but no argument is given, then the length will be
taken to equal the number of data items. If no data is given, and
no length argument is given, then the assumed length of the array is 0.
The array may be initialized to particular values by following the label
declaration with the data items, enclosed in brackets, and separated
optionally by commas. Each data element may be an arbitrary expression.
If no data is to be specified, omit the brackets also. The number of
data items should equal the length of the data array, if specified.
An example:
==s INPUT[] = {
50, 0x45, Loop+10 Obll001 & val,
56*(Mark/3) % 21, .+3
- will create a 6 element array of shorts (16-bit quantities) with
label INPUT, occupying 24 nibbles of data memory. The next
label will begin at address INPUT+24.
6. ASSEMBLER DIRECTIVES TO CHANGE LOCATION OF DATA VARIABLES
Ordinarily declared data variables will be assigned consecutive addresses in data
memory, starting at 0, with the separation between labels determined by the type and
length of each data array. To assign a data memory label definition to a specific
address in data memory:
#absdata expression
Any following data labels will be assigned addresses starting at the value of the
expression.
To force alignment of following data to an even nibble, byte, tribble, or short address:
#align n
#align b
#align t
__ _ ._ _1 _ _ · X-~__
#align- s
7. INCLUDE FILES
To include other object files:
#include filename
This will insert the contents of the specified file at this position. Filenames may
contain any letters except white space. To use filenames with embedded white
space, enclose the filename in quotes, as in:
#include "GOOD Stuff"
8. CONSTANTS
Useful constants may be defined by a #define declaration.
would be defined by:
#define OFFset
A local defined constant
(val-45)/3
The label name should be separated by white space from the expression defining its
value. The label and expression should all be on a single line. A global defined
constant would take the form:
##define WOwee8 OFFset-3
9. COMMENTS
Comments may be included in the file in between other commands. They are
enclosed by /*' and '*/ as in C. For example:
#absdata 100
/* This byte array is truly useful */
=b Wow[4]
Comments should be placed on lines separate from other commands in the object
file. They may not be included inside a list of data elements in a data label
declaration, nor inside a micro-code instruction. Comments do not nest. Thus the
following would be an error:
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/* This is a comment /* this is still part of the comment */ but this is outside */
10. SOURCE FILE SEGMENTING - SCOPING LOCAL VARIABLES
Microcode and data label definitions can be tagged with the source file name and line
number in which they were originally defined. By default, the object file name is used
as the source file name for all declarations, together with the actual line number in this
file. This can be changed by the following declaration:
@ filename
Filenames may include any characters except white space. (To include white space,
surround the filename with single or double quotes, as in "GOOD Stuff".) Any defined
labels that follow will be marked as having come from this file, at a line number which
is measured as the offset of the label declaration from the "@" declaration. To specify
instead that all following information comes from a particular line in a given file:
@ filename [ line ]
The line number can be an arbitrary expression. If the filename is not enclosed in
quotes, then at least one space must separate the filename from the '['. To change
just the line number:
@ [ line 
Following labels and code lines will be marked as having come from this line number
in the file most recently specified filename in a '@' declaration.
These '@' directives play a crucial role in resolving references to local labels.
All code lines, labels, and data arrays are tagged as belonging to the source file
whose name was most recently specified in a'@' directive. (If there has been no
such directive, then they are specified as belonging to the object file containing them.)
When evaluating expressions involving labels, the linker, loader and simulator will
first try to find a label with the given name which was defined as local within the same
source file as the expression. If none can be found, they then try to locate a global
label with this name. Two labels with the same name can not be defined within the
same source file segment, whether they are locals or globals.
To conclude, the '@' directive not only provides a convenient mechanism for
keeping track of which source files were responsible for the code and data, but it also
defines named data and code segments for determining the scope of label names.
11. EXPRESSIONS
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The micro-code constant, data element values, absolute and relative program or data
offsets may be composed of arbitrary expressions. Expressions are formed from
constants, labels, and the program counter value, combined with unary and binary
operators.
Constants may be
decimal (126)
octal (0126)
hexadecimal (0x56)
binary (ObO110)
Labels may be
code (: label or ::label)
data (=label or==label)
constant values (#define label expr or ##define label expr)
Program counter value is indicated by '.'
forexample: .+1o
Unary operators are
negate (-term)
complement (-term)
plus (+term)
Binary operators are
add (term + term)
subtract (term - term)
AND (term & term)
NAND(term !& term)
OR (term I term)
NOR (term ! I term)
XOR (term ^ term)
XNOR(term !A term)
multiply (term * term)
divide (term / term)
modulo (term % term)
left shift (term << term)
right shift (term >> term)
Parentheses may be used to combine terms in a desired order. Without parentheses,
operators are applied left to right within their priority level. Higher level operators are
evaluated before lower level operators. Operator priority is the same as in C:
Highest: unary operators -, +, -
Next: *, /, %
next: +, -
next: <<, >>
next: &, !&
next: ^, !
next: I, ! I
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Note that when reading an object file, '.' refers to the current loading code address.
(The simulator uses '.' during simulation to refer to the most recently executed micro-
code address.)
Labels may contain any alphanumeric characters 'a-z', 'A-Z', '0-9', or the characters
'' or '$'. They may not begin with a digit, however. The labels 'x' and 'X' are not
legal, since they would conflict with the symbols commonly used to indicate that a
value is undefined.
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Download files are ASCII versions of object files which are suitable for
downloading into the OKI AAP array hardware. The chief differences between
these files and object files are that in a download file:
* all fields in each microcode word are defined, and they are packed into
11 bytes
* data array values are packed into nibble arrays
* each code word is packed with its address, the 11 bytes of micro-code
information, and a parity checksum.
* each data array entry is packed with its address, the number of nibbles,
the nibbles themselves, and a parity checksum
l* abel definitions are appended at the end of the file, with the value,
length, and a parity checksum.
* there are no comments and no directives embedded in a download file
* source file information is discarded for greater efficiency.
difficult to interpret local labels correctly.)
(This makes it
1. Definition of Line Formats
Download files are organized by lines, with each line containing an
independent packet of information. To represent binary information in the ASCII
__ ___X___X _I·^_·__I __LLI ____I___I_·_I^1111- I -IP--·lllll I_.·I__IIII----
2files, nibbles (4 bits of data) are represented by hex digits '0-9' or 'A-F'. Bytes
are represented by pairs of nibbles, most significant nibble first. Larger entities
such as 16-bit or 24 bit quantities are represented by 4 or 6 nibbles,
respectively, with the most significant nibble first.
2. Microcode
Microcode words are defined in the following format:
Caaaaddddddddddddddddddddddpp
The leading character'c' indicates that this is a line of microcode. The 4 digit
hex value 'aaaa' is the microcode address. The 22 hex digits which follow are
the microcode contents, most significant byte to least significant. (fields bkpt to
mconst). The 2 hex digit value 'pp' is a parity check, such that the binary sum of
the address bytes, the data bytes, plus the parity byte equals Oxff. The line
ends with a line feed character. For example, the following line:
C006a6c02d3898020014680000064
defines a microcode word equivalent to the object file lines:
#absprog Ox6a
\jr0s xxxx DUxRO xEDU4 RNNNN xxxxxx xRAxDA DSVV x
3. Data Arrays
Arrays of nibbles of data to be loaded into data memory are represented
as follows:
Daaaaaallvvvvvvvvvv .... vvpp\n
The 'D' indicates that this is data. 'aaaaaa' is a 6 digit hexadecimal address in
data memory. '11' is the number of nibbles to be loaded, in hexadecimal. The
I - - - -
3'vvvvv...' are the various nibbles of data. The first nibble is loaded into the
specified address, the next into the next address, and so forth up to address
aaaaaa+ll-1. 'pp' is a parity code such that when added to the sum of the
bytes of the address, the length byte, and the bytes of data, the sum is Oxff.
Nibbles are grouped in pairs to compute this parity check. The first nibble is
paired with the second nibble to form one byte of data, with the second nibble
taking the most significant position. The third and fourth nibbles are similarly
paired, and so forth. If there are an odd number of nibbles, then this nibble is
placed into a data byte with the upper nibble set to 0. For example:
D00000030aaaaccccOfOfOOffaaaaccccOfOfff55553333fOOfffOOOc
D0000301055553333fOfOff0092
are equivalent to the following lines of object file code:
#absdata 0
==s INPUT[16]
Oxaaaa,
Oxaaaa,
0x5555,
Ox5555,
{
OXCCCC,
OXCCCC,
Ox3333,
Ox3333,
Oxff0O, Oxff00,
OxfOfO, Oxff00,
OxOfOf, OxOOff,
OxOfOf, OxOOff
4. Label Declarations
Labels may also be defined in a download file, although the current
hardware ignores them. For code labels, the format is:
:label vvvvpp\n
::label vvvvpp\n
for local code label
for global code label
where 'label' is the name, 'vvvv' is the address in hexadecimal (4 digits long),
and 'pp' is a parity checksum. The checksum is calculated so that adding the
ASCII code for each character in the label (not including the space), plus each
byte of the value, plus 'pp' gives Oxff in the low byte.
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4For data variables, the format is:
=t label 111111 vvvvvvpp\n for local data label
==t label 111111 vvvvvvpp\n for global data label
where t='n','b','t','s' is the type of the variable (nibble, byte, tribble, or short),
'label' is the name, 'lllll' is the length of the data variable (6 digits),
vvvvvv' is the address of the label (6 digits), and 'pp' is the parity checksum.
The parity checksum is calculated so that adding the ASCII codes for the type
and each character of the label, plus each byte of 'llllll' and 'vvvvvv' and
'pp' gives Oxff in the low byte.
For defined constants, the format is:
#label vvvvpp\n for local expression
##label vvvvpp\n for global expression
where 'label' is the name, 'vvvv' is the value in hex (4 digits), and 'pp' is the
parity checksum. The parity checksum is calculated using the same rule as for
code labels. For example, the lines:
::BuildAdr 1004e4
=s INPUT 000040 0000OObc
in a download file are equivalent to the following lines in an object file:
#absprog 0x1004
::BuildAdr
#absdata 0
=s INPUT [64]
5. End of File
The End of File is indicated by the line:
Q
This must be the last line in the download file.
